]> rtime.felk.cvut.cz Git - l4.git/blob - kernel/fiasco/src/kern/arm/bsp/tegra2/Modules
9b474b6d701d5bdc44b9cf7ce0796c74c1c9a678
[l4.git] / kernel / fiasco / src / kern / arm / bsp / tegra2 / Modules
1 # vim:set ft=make:
2
3 PREPROCESS_PARTS        += tegra2 16550 pic_gic mptimer
4 CONFIG_KERNEL_LOAD_ADDR := 0x0
5 INTERFACES_KERNEL       += gic boot_mp
6
7 uart_IMPL             += uart-16550 uart-16550-arm-tegra2
8 config_IMPL           += config-arm-tegra2
9 mem_layout_IMPL       += mem_layout-arm-tegra2
10 pic_IMPL              += pic-arm-tegra2
11 bootstrap_IMPL        += bootstrap-arm-tegra2
12 timer_IMPL            += timer-arm-tegra2 timer-arm-mptimer
13 kernel_uart_IMPL      += kernel_uart-arm-tegra2
14 reset_IMPL            += reset-arm-tegra2
15 clock_IMPL            += clock-generic
16 boot_mp_IMPL          += boot_mp-arm-tegra2