]> rtime.felk.cvut.cz Git - l4.git/blob - kernel/fiasco/src/kern/arm/bsp/zynq/config-arm-zynq.cpp
projects / l4.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
update
[l4.git] / kernel / fiasco / src / kern / arm / bsp / zynq / config-arm-zynq.cpp
1 INTERFACE [arm && zynq]:
2
3 #define TARGET_NAME "Xilinx Zynq"