rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/tree - build/

]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/tree - build/

projects / fpga / virtex2 / uart.git / tree

summary | shortlog | log | commit | commitdiff | tree
history | HEAD | snapshot

[fpga/virtex2/uart.git] / build /

drwxr-xr-x		..
-rw-r--r--	5317	Makefile	blob \| history \| raw

MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board