]> rtime.felk.cvut.cz Git - fpga/uart.git/history - rx_control.vhd
Baud generator ClockEnable added.
[fpga/uart.git] / rx_control.vhd
2011-02-04 Vladimir BurianReceiver control FSM prototype.