constant IRC_ADR : irf_adr_t := conv_std_logic_vector(IRC_BASE, IRF_ADR_W);
- signal INNER_ACK : std_logic;
+ signal INNER_ACK : std_logic := '0';
--------------------------------------------------------------------------------
process (CLK_I, RST_I) is
begin
- if RST_I = '1' then
- INNER_ACK <= '0';
-
- elsif rising_edge(CLK_I) then
- INNER_ACK <= STB_I;
+ if rising_edge(CLK_I) then
+ if RST_I = '1' then
+ INNER_ACK <= '0';
+ else
+ INNER_ACK <= STB_I;
+ end if;
end if;
end process;