1 /******************************************************************************
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
8 * Copyright(c) 2007 - 2012 Intel Corporation. All rights reserved.
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of version 2 of the GNU General Public License as
12 * published by the Free Software Foundation.
14 * This program is distributed in the hope that it will be useful, but
15 * WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17 * General Public License for more details.
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
24 * The full GNU General Public License is included in this distribution
25 * in the file called LICENSE.GPL.
27 * Contact Information:
28 * Intel Linux Wireless <ilw@linux.intel.com>
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
33 * Copyright(c) 2005 - 2012 Intel Corporation. All rights reserved.
34 * All rights reserved.
36 * Redistribution and use in source and binary forms, with or without
37 * modification, are permitted provided that the following conditions
40 * * Redistributions of source code must retain the above copyright
41 * notice, this list of conditions and the following disclaimer.
42 * * Redistributions in binary form must reproduce the above copyright
43 * notice, this list of conditions and the following disclaimer in
44 * the documentation and/or other materials provided with the
46 * * Neither the name Intel Corporation nor the names of its
47 * contributors may be used to endorse or promote products derived
48 * from this software without specific prior written permission.
50 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
51 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
52 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
53 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
54 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
55 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
56 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
57 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
58 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
59 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
60 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
62 *****************************************************************************/
63 #include <linux/pci.h>
64 #include <linux/pci-aspm.h>
65 #include <linux/interrupt.h>
66 #include <linux/debugfs.h>
67 #include <linux/sched.h>
68 #include <linux/bitops.h>
69 #include <linux/gfp.h>
72 #include "iwl-trans.h"
75 #include "iwl-agn-hw.h"
78 static void iwl_pcie_set_pwr_vmain(struct iwl_trans *trans)
81 * (for documentation purposes)
82 * to set power to V_AUX, do:
84 if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
85 iwl_set_bits_mask_prph(trans, APMG_PS_CTRL_REG,
86 APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
87 ~APMG_PS_CTRL_MSK_PWR_SRC);
90 iwl_set_bits_mask_prph(trans, APMG_PS_CTRL_REG,
91 APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
92 ~APMG_PS_CTRL_MSK_PWR_SRC);
96 #define PCI_CFG_RETRY_TIMEOUT 0x041
97 #define PCI_CFG_LINK_CTRL_VAL_L0S_EN 0x01
98 #define PCI_CFG_LINK_CTRL_VAL_L1_EN 0x02
100 static void iwl_pcie_apm_config(struct iwl_trans *trans)
102 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
106 * HW bug W/A for instability in PCIe bus L0S->L1 transition.
107 * Check if BIOS (or OS) enabled L1-ASPM on this device.
108 * If so (likely), disable L0S, so device moves directly L0->L1;
109 * costs negligible amount of power savings.
110 * If not (unlikely), enable L0S, so there is at least some
111 * power savings, even without L1.
113 pcie_capability_read_word(trans_pcie->pci_dev, PCI_EXP_LNKCTL, &lctl);
115 if ((lctl & PCI_CFG_LINK_CTRL_VAL_L1_EN) ==
116 PCI_CFG_LINK_CTRL_VAL_L1_EN) {
117 /* L1-ASPM enabled; disable(!) L0S */
118 iwl_set_bit(trans, CSR_GIO_REG, CSR_GIO_REG_VAL_L0S_ENABLED);
119 dev_info(trans->dev, "L1 Enabled; Disabling L0S\n");
121 /* L1-ASPM disabled; enable(!) L0S */
122 iwl_clear_bit(trans, CSR_GIO_REG, CSR_GIO_REG_VAL_L0S_ENABLED);
123 dev_info(trans->dev, "L1 Disabled; Enabling L0S\n");
125 trans->pm_support = !(lctl & PCI_CFG_LINK_CTRL_VAL_L0S_EN);
129 * Start up NIC's basic functionality after it has been reset
130 * (e.g. after platform boot, or shutdown via iwl_pcie_apm_stop())
131 * NOTE: This does not load uCode nor start the embedded processor
133 static int iwl_pcie_apm_init(struct iwl_trans *trans)
135 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
137 IWL_DEBUG_INFO(trans, "Init card's basic functions\n");
140 * Use "set_bit" below rather than "write", to preserve any hardware
141 * bits already set by default after reset.
144 /* Disable L0S exit timer (platform NMI Work/Around) */
145 iwl_set_bit(trans, CSR_GIO_CHICKEN_BITS,
146 CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
149 * Disable L0s without affecting L1;
150 * don't wait for ICH L0s (ICH bug W/A)
152 iwl_set_bit(trans, CSR_GIO_CHICKEN_BITS,
153 CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX);
155 /* Set FH wait threshold to maximum (HW error during stress W/A) */
156 iwl_set_bit(trans, CSR_DBG_HPET_MEM_REG, CSR_DBG_HPET_MEM_REG_VAL);
159 * Enable HAP INTA (interrupt from management bus) to
160 * wake device's PCI Express link L1a -> L0s
162 iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG,
163 CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A);
165 iwl_pcie_apm_config(trans);
167 /* Configure analog phase-lock-loop before activating to D0A */
168 if (trans->cfg->base_params->pll_cfg_val)
169 iwl_set_bit(trans, CSR_ANA_PLL_CFG,
170 trans->cfg->base_params->pll_cfg_val);
173 * Set "initialization complete" bit to move adapter from
174 * D0U* --> D0A* (powered-up active) state.
176 iwl_set_bit(trans, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
179 * Wait for clock stabilization; once stabilized, access to
180 * device-internal resources is supported, e.g. iwl_write_prph()
181 * and accesses to uCode SRAM.
183 ret = iwl_poll_bit(trans, CSR_GP_CNTRL,
184 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
185 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
187 IWL_DEBUG_INFO(trans, "Failed to init the card\n");
192 * Enable DMA clock and wait for it to stabilize.
194 * Write to "CLK_EN_REG"; "1" bits enable clocks, while "0" bits
195 * do not disable clocks. This preserves any hardware bits already
196 * set by default in "CLK_CTRL_REG" after reset.
198 iwl_write_prph(trans, APMG_CLK_EN_REG, APMG_CLK_VAL_DMA_CLK_RQT);
201 /* Disable L1-Active */
202 iwl_set_bits_prph(trans, APMG_PCIDEV_STT_REG,
203 APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
205 set_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status);
211 static int iwl_pcie_apm_stop_master(struct iwl_trans *trans)
215 /* stop device's busmaster DMA activity */
216 iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER);
218 ret = iwl_poll_bit(trans, CSR_RESET,
219 CSR_RESET_REG_FLAG_MASTER_DISABLED,
220 CSR_RESET_REG_FLAG_MASTER_DISABLED, 100);
222 IWL_WARN(trans, "Master Disable Timed Out, 100 usec\n");
224 IWL_DEBUG_INFO(trans, "stop master\n");
229 static void iwl_pcie_apm_stop(struct iwl_trans *trans)
231 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
232 IWL_DEBUG_INFO(trans, "Stop card, put in low power state\n");
234 clear_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status);
236 /* Stop device's DMA activity */
237 iwl_pcie_apm_stop_master(trans);
239 /* Reset the entire device */
240 iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
245 * Clear "initialization complete" bit to move adapter from
246 * D0A* (powered-up Active) --> D0U* (Uninitialized) state.
248 iwl_clear_bit(trans, CSR_GP_CNTRL,
249 CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
252 static int iwl_pcie_nic_init(struct iwl_trans *trans)
254 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
258 spin_lock_irqsave(&trans_pcie->irq_lock, flags);
259 iwl_pcie_apm_init(trans);
261 /* Set interrupt coalescing calibration timer to default (512 usecs) */
262 iwl_write8(trans, CSR_INT_COALESCING, IWL_HOST_INT_CALIB_TIMEOUT_DEF);
264 spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
266 iwl_pcie_set_pwr_vmain(trans);
268 iwl_op_mode_nic_config(trans->op_mode);
270 /* Allocate the RX queue, or reset if it is already allocated */
271 iwl_pcie_rx_init(trans);
273 /* Allocate or reset and init all Tx and Command queues */
274 if (iwl_pcie_tx_init(trans))
277 if (trans->cfg->base_params->shadow_reg_enable) {
278 /* enable shadow regs in HW */
279 iwl_set_bit(trans, CSR_MAC_SHADOW_REG_CTRL, 0x800FFFFF);
280 IWL_DEBUG_INFO(trans, "Enabling shadow registers in device\n");
286 #define HW_READY_TIMEOUT (50)
288 /* Note: returns poll_bit return value, which is >= 0 if success */
289 static int iwl_pcie_set_hw_ready(struct iwl_trans *trans)
293 iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG,
294 CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
296 /* See if we got it */
297 ret = iwl_poll_bit(trans, CSR_HW_IF_CONFIG_REG,
298 CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
299 CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
302 IWL_DEBUG_INFO(trans, "hardware%s ready\n", ret < 0 ? " not" : "");
306 /* Note: returns standard 0/-ERROR code */
307 static int iwl_pcie_prepare_card_hw(struct iwl_trans *trans)
312 IWL_DEBUG_INFO(trans, "iwl_trans_prepare_card_hw enter\n");
314 ret = iwl_pcie_set_hw_ready(trans);
315 /* If the card is ready, exit 0 */
319 /* If HW is not ready, prepare the conditions to check again */
320 iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG,
321 CSR_HW_IF_CONFIG_REG_PREPARE);
324 ret = iwl_pcie_set_hw_ready(trans);
328 usleep_range(200, 1000);
330 } while (t < 150000);
338 static int iwl_pcie_load_firmware_chunk(struct iwl_trans *trans, u32 dst_addr,
339 dma_addr_t phy_addr, u32 byte_cnt)
341 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
344 trans_pcie->ucode_write_complete = false;
346 iwl_write_direct32(trans,
347 FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL),
348 FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE);
350 iwl_write_direct32(trans,
351 FH_SRVC_CHNL_SRAM_ADDR_REG(FH_SRVC_CHNL),
354 iwl_write_direct32(trans,
355 FH_TFDIB_CTRL0_REG(FH_SRVC_CHNL),
356 phy_addr & FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK);
358 iwl_write_direct32(trans,
359 FH_TFDIB_CTRL1_REG(FH_SRVC_CHNL),
360 (iwl_get_dma_hi_addr(phy_addr)
361 << FH_MEM_TFDIB_REG1_ADDR_BITSHIFT) | byte_cnt);
363 iwl_write_direct32(trans,
364 FH_TCSR_CHNL_TX_BUF_STS_REG(FH_SRVC_CHNL),
365 1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM |
366 1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX |
367 FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID);
369 iwl_write_direct32(trans,
370 FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL),
371 FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE |
372 FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE |
373 FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD);
375 ret = wait_event_timeout(trans_pcie->ucode_write_waitq,
376 trans_pcie->ucode_write_complete, 5 * HZ);
378 IWL_ERR(trans, "Failed to load firmware chunk!\n");
385 static int iwl_pcie_load_section(struct iwl_trans *trans, u8 section_num,
386 const struct fw_desc *section)
393 IWL_DEBUG_FW(trans, "[%d] uCode section being loaded...\n",
396 v_addr = dma_alloc_coherent(trans->dev, PAGE_SIZE, &p_addr, GFP_KERNEL);
400 for (offset = 0; offset < section->len; offset += PAGE_SIZE) {
403 copy_size = min_t(u32, PAGE_SIZE, section->len - offset);
405 memcpy(v_addr, (u8 *)section->data + offset, copy_size);
406 ret = iwl_pcie_load_firmware_chunk(trans,
407 section->offset + offset,
411 "Could not load the [%d] uCode section\n",
417 dma_free_coherent(trans->dev, PAGE_SIZE, v_addr, p_addr);
421 static int iwl_pcie_load_given_ucode(struct iwl_trans *trans,
422 const struct fw_img *image)
426 for (i = 0; i < IWL_UCODE_SECTION_MAX; i++) {
427 if (!image->sec[i].data)
430 ret = iwl_pcie_load_section(trans, i, &image->sec[i]);
435 /* Remove all resets to allow NIC to operate */
436 iwl_write32(trans, CSR_RESET, 0);
441 static int iwl_trans_pcie_start_fw(struct iwl_trans *trans,
442 const struct fw_img *fw)
444 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
448 /* This may fail if AMT took ownership of the device */
449 if (iwl_pcie_prepare_card_hw(trans)) {
450 IWL_WARN(trans, "Exit HW not ready\n");
454 clear_bit(STATUS_FW_ERROR, &trans_pcie->status);
456 iwl_enable_rfkill_int(trans);
458 /* If platform's RF_KILL switch is NOT set to KILL */
459 hw_rfkill = iwl_is_rfkill_set(trans);
460 iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill);
464 iwl_write32(trans, CSR_INT, 0xFFFFFFFF);
466 ret = iwl_pcie_nic_init(trans);
468 IWL_ERR(trans, "Unable to init nic\n");
472 /* make sure rfkill handshake bits are cleared */
473 iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
474 iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR,
475 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
477 /* clear (again), then enable host interrupts */
478 iwl_write32(trans, CSR_INT, 0xFFFFFFFF);
479 iwl_enable_interrupts(trans);
481 /* really make sure rfkill handshake bits are cleared */
482 iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
483 iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
485 /* Load the given image to the HW */
486 return iwl_pcie_load_given_ucode(trans, fw);
489 static void iwl_trans_pcie_fw_alive(struct iwl_trans *trans, u32 scd_addr)
491 iwl_pcie_reset_ict(trans);
492 iwl_pcie_tx_start(trans, scd_addr);
495 static void iwl_trans_pcie_stop_device(struct iwl_trans *trans)
497 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
500 /* tell the device to stop sending interrupts */
501 spin_lock_irqsave(&trans_pcie->irq_lock, flags);
502 iwl_disable_interrupts(trans);
503 spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
505 /* device going down, Stop using ICT table */
506 iwl_pcie_disable_ict(trans);
509 * If a HW restart happens during firmware loading,
510 * then the firmware loading might call this function
511 * and later it might be called again due to the
512 * restart. So don't process again if the device is
515 if (test_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status)) {
516 iwl_pcie_tx_stop(trans);
517 iwl_pcie_rx_stop(trans);
519 /* Power-down device's busmaster DMA clocks */
520 iwl_write_prph(trans, APMG_CLK_DIS_REG,
521 APMG_CLK_VAL_DMA_CLK_RQT);
525 /* Make sure (redundant) we've released our request to stay awake */
526 iwl_clear_bit(trans, CSR_GP_CNTRL,
527 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
529 /* Stop the device, and put it in low power state */
530 iwl_pcie_apm_stop(trans);
532 /* Upon stop, the APM issues an interrupt if HW RF kill is set.
533 * Clean again the interrupt here
535 spin_lock_irqsave(&trans_pcie->irq_lock, flags);
536 iwl_disable_interrupts(trans);
537 spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
539 iwl_enable_rfkill_int(trans);
541 /* wait to make sure we flush pending tasklet*/
542 synchronize_irq(trans_pcie->irq);
543 tasklet_kill(&trans_pcie->irq_tasklet);
545 cancel_work_sync(&trans_pcie->rx_replenish);
547 /* stop and reset the on-board processor */
548 iwl_write32(trans, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
550 /* clear all status bits */
551 clear_bit(STATUS_HCMD_ACTIVE, &trans_pcie->status);
552 clear_bit(STATUS_INT_ENABLED, &trans_pcie->status);
553 clear_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status);
554 clear_bit(STATUS_TPOWER_PMI, &trans_pcie->status);
555 clear_bit(STATUS_RFKILL, &trans_pcie->status);
558 static void iwl_trans_pcie_wowlan_suspend(struct iwl_trans *trans)
560 /* let the ucode operate on its own */
561 iwl_write32(trans, CSR_UCODE_DRV_GP1_SET,
562 CSR_UCODE_DRV_GP1_BIT_D3_CFG_COMPLETE);
564 iwl_disable_interrupts(trans);
565 iwl_clear_bit(trans, CSR_GP_CNTRL,
566 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
569 static int iwl_trans_pcie_start_hw(struct iwl_trans *trans)
571 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
575 trans_pcie->inta_mask = CSR_INI_SET_MASK;
577 if (!trans_pcie->irq_requested) {
578 tasklet_init(&trans_pcie->irq_tasklet, (void (*)(unsigned long))
579 iwl_pcie_tasklet, (unsigned long)trans);
581 iwl_pcie_alloc_ict(trans);
583 err = request_irq(trans_pcie->irq, iwl_pcie_isr_ict,
584 IRQF_SHARED, DRV_NAME, trans);
586 IWL_ERR(trans, "Error allocating IRQ %d\n",
591 trans_pcie->irq_requested = true;
594 err = iwl_pcie_prepare_card_hw(trans);
596 IWL_ERR(trans, "Error while preparing HW: %d\n", err);
600 iwl_pcie_apm_init(trans);
602 /* From now on, the op_mode will be kept updated about RF kill state */
603 iwl_enable_rfkill_int(trans);
605 hw_rfkill = iwl_is_rfkill_set(trans);
606 iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill);
611 trans_pcie->irq_requested = false;
612 free_irq(trans_pcie->irq, trans);
614 iwl_pcie_free_ict(trans);
615 tasklet_kill(&trans_pcie->irq_tasklet);
619 static void iwl_trans_pcie_stop_hw(struct iwl_trans *trans,
620 bool op_mode_leaving)
622 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
626 spin_lock_irqsave(&trans_pcie->irq_lock, flags);
627 iwl_disable_interrupts(trans);
628 spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
630 iwl_pcie_apm_stop(trans);
632 spin_lock_irqsave(&trans_pcie->irq_lock, flags);
633 iwl_disable_interrupts(trans);
634 spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
636 if (!op_mode_leaving) {
638 * Even if we stop the HW, we still want the RF kill
641 iwl_enable_rfkill_int(trans);
644 * Check again since the RF kill state may have changed while
645 * all the interrupts were disabled, in this case we couldn't
646 * receive the RF kill interrupt and update the state in the
649 hw_rfkill = iwl_is_rfkill_set(trans);
650 iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill);
654 static void iwl_trans_pcie_write8(struct iwl_trans *trans, u32 ofs, u8 val)
656 writeb(val, IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs);
659 static void iwl_trans_pcie_write32(struct iwl_trans *trans, u32 ofs, u32 val)
661 writel(val, IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs);
664 static u32 iwl_trans_pcie_read32(struct iwl_trans *trans, u32 ofs)
666 return readl(IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs);
669 static void iwl_trans_pcie_configure(struct iwl_trans *trans,
670 const struct iwl_trans_config *trans_cfg)
672 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
674 trans_pcie->cmd_queue = trans_cfg->cmd_queue;
675 trans_pcie->cmd_fifo = trans_cfg->cmd_fifo;
676 if (WARN_ON(trans_cfg->n_no_reclaim_cmds > MAX_NO_RECLAIM_CMDS))
677 trans_pcie->n_no_reclaim_cmds = 0;
679 trans_pcie->n_no_reclaim_cmds = trans_cfg->n_no_reclaim_cmds;
680 if (trans_pcie->n_no_reclaim_cmds)
681 memcpy(trans_pcie->no_reclaim_cmds, trans_cfg->no_reclaim_cmds,
682 trans_pcie->n_no_reclaim_cmds * sizeof(u8));
684 trans_pcie->rx_buf_size_8k = trans_cfg->rx_buf_size_8k;
685 if (trans_pcie->rx_buf_size_8k)
686 trans_pcie->rx_page_order = get_order(8 * 1024);
688 trans_pcie->rx_page_order = get_order(4 * 1024);
690 trans_pcie->wd_timeout =
691 msecs_to_jiffies(trans_cfg->queue_watchdog_timeout);
693 trans_pcie->command_names = trans_cfg->command_names;
696 void iwl_trans_pcie_free(struct iwl_trans *trans)
698 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
700 iwl_pcie_tx_free(trans);
701 iwl_pcie_rx_free(trans);
703 if (trans_pcie->irq_requested == true) {
704 free_irq(trans_pcie->irq, trans);
705 iwl_pcie_free_ict(trans);
708 pci_disable_msi(trans_pcie->pci_dev);
709 iounmap(trans_pcie->hw_base);
710 pci_release_regions(trans_pcie->pci_dev);
711 pci_disable_device(trans_pcie->pci_dev);
712 kmem_cache_destroy(trans->dev_cmd_pool);
717 static void iwl_trans_pcie_set_pmi(struct iwl_trans *trans, bool state)
719 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
722 set_bit(STATUS_TPOWER_PMI, &trans_pcie->status);
724 clear_bit(STATUS_TPOWER_PMI, &trans_pcie->status);
727 #ifdef CONFIG_PM_SLEEP
728 static int iwl_trans_pcie_suspend(struct iwl_trans *trans)
733 static int iwl_trans_pcie_resume(struct iwl_trans *trans)
737 iwl_enable_rfkill_int(trans);
739 hw_rfkill = iwl_is_rfkill_set(trans);
740 iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill);
743 iwl_enable_interrupts(trans);
747 #endif /* CONFIG_PM_SLEEP */
749 #define IWL_FLUSH_WAIT_MS 2000
751 static int iwl_trans_pcie_wait_txq_empty(struct iwl_trans *trans)
753 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
757 unsigned long now = jiffies;
760 /* waiting for all the tx frames complete might take a while */
761 for (cnt = 0; cnt < trans->cfg->base_params->num_of_queues; cnt++) {
762 if (cnt == trans_pcie->cmd_queue)
764 txq = &trans_pcie->txq[cnt];
766 while (q->read_ptr != q->write_ptr && !time_after(jiffies,
767 now + msecs_to_jiffies(IWL_FLUSH_WAIT_MS)))
770 if (q->read_ptr != q->write_ptr) {
771 IWL_ERR(trans, "fail to flush all tx fifo queues\n");
779 static const char *get_fh_string(int cmd)
781 #define IWL_CMD(x) case x: return #x
783 IWL_CMD(FH_RSCSR_CHNL0_STTS_WPTR_REG);
784 IWL_CMD(FH_RSCSR_CHNL0_RBDCB_BASE_REG);
785 IWL_CMD(FH_RSCSR_CHNL0_WPTR);
786 IWL_CMD(FH_MEM_RCSR_CHNL0_CONFIG_REG);
787 IWL_CMD(FH_MEM_RSSR_SHARED_CTRL_REG);
788 IWL_CMD(FH_MEM_RSSR_RX_STATUS_REG);
789 IWL_CMD(FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV);
790 IWL_CMD(FH_TSSR_TX_STATUS_REG);
791 IWL_CMD(FH_TSSR_TX_ERROR_REG);
798 int iwl_pcie_dump_fh(struct iwl_trans *trans, char **buf)
801 static const u32 fh_tbl[] = {
802 FH_RSCSR_CHNL0_STTS_WPTR_REG,
803 FH_RSCSR_CHNL0_RBDCB_BASE_REG,
805 FH_MEM_RCSR_CHNL0_CONFIG_REG,
806 FH_MEM_RSSR_SHARED_CTRL_REG,
807 FH_MEM_RSSR_RX_STATUS_REG,
808 FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV,
809 FH_TSSR_TX_STATUS_REG,
813 #ifdef CONFIG_IWLWIFI_DEBUGFS
816 size_t bufsz = ARRAY_SIZE(fh_tbl) * 48 + 40;
818 *buf = kmalloc(bufsz, GFP_KERNEL);
822 pos += scnprintf(*buf + pos, bufsz - pos,
823 "FH register values:\n");
825 for (i = 0; i < ARRAY_SIZE(fh_tbl); i++)
826 pos += scnprintf(*buf + pos, bufsz - pos,
828 get_fh_string(fh_tbl[i]),
829 iwl_read_direct32(trans, fh_tbl[i]));
835 IWL_ERR(trans, "FH register values:\n");
836 for (i = 0; i < ARRAY_SIZE(fh_tbl); i++)
837 IWL_ERR(trans, " %34s: 0X%08x\n",
838 get_fh_string(fh_tbl[i]),
839 iwl_read_direct32(trans, fh_tbl[i]));
844 static const char *get_csr_string(int cmd)
846 #define IWL_CMD(x) case x: return #x
848 IWL_CMD(CSR_HW_IF_CONFIG_REG);
849 IWL_CMD(CSR_INT_COALESCING);
851 IWL_CMD(CSR_INT_MASK);
852 IWL_CMD(CSR_FH_INT_STATUS);
853 IWL_CMD(CSR_GPIO_IN);
855 IWL_CMD(CSR_GP_CNTRL);
857 IWL_CMD(CSR_EEPROM_REG);
858 IWL_CMD(CSR_EEPROM_GP);
859 IWL_CMD(CSR_OTP_GP_REG);
860 IWL_CMD(CSR_GIO_REG);
861 IWL_CMD(CSR_GP_UCODE_REG);
862 IWL_CMD(CSR_GP_DRIVER_REG);
863 IWL_CMD(CSR_UCODE_DRV_GP1);
864 IWL_CMD(CSR_UCODE_DRV_GP2);
865 IWL_CMD(CSR_LED_REG);
866 IWL_CMD(CSR_DRAM_INT_TBL_REG);
867 IWL_CMD(CSR_GIO_CHICKEN_BITS);
868 IWL_CMD(CSR_ANA_PLL_CFG);
869 IWL_CMD(CSR_HW_REV_WA_REG);
870 IWL_CMD(CSR_DBG_HPET_MEM_REG);
877 void iwl_pcie_dump_csr(struct iwl_trans *trans)
880 static const u32 csr_tbl[] = {
881 CSR_HW_IF_CONFIG_REG,
899 CSR_DRAM_INT_TBL_REG,
900 CSR_GIO_CHICKEN_BITS,
905 IWL_ERR(trans, "CSR values:\n");
906 IWL_ERR(trans, "(2nd byte of CSR_INT_COALESCING is "
907 "CSR_INT_PERIODIC_REG)\n");
908 for (i = 0; i < ARRAY_SIZE(csr_tbl); i++) {
909 IWL_ERR(trans, " %25s: 0X%08x\n",
910 get_csr_string(csr_tbl[i]),
911 iwl_read32(trans, csr_tbl[i]));
915 #ifdef CONFIG_IWLWIFI_DEBUGFS
916 /* create and remove of files */
917 #define DEBUGFS_ADD_FILE(name, parent, mode) do { \
918 if (!debugfs_create_file(#name, mode, parent, trans, \
919 &iwl_dbgfs_##name##_ops)) \
924 #define DEBUGFS_READ_FUNC(name) \
925 static ssize_t iwl_dbgfs_##name##_read(struct file *file, \
926 char __user *user_buf, \
927 size_t count, loff_t *ppos);
929 #define DEBUGFS_WRITE_FUNC(name) \
930 static ssize_t iwl_dbgfs_##name##_write(struct file *file, \
931 const char __user *user_buf, \
932 size_t count, loff_t *ppos);
934 #define DEBUGFS_READ_FILE_OPS(name) \
935 DEBUGFS_READ_FUNC(name); \
936 static const struct file_operations iwl_dbgfs_##name##_ops = { \
937 .read = iwl_dbgfs_##name##_read, \
938 .open = simple_open, \
939 .llseek = generic_file_llseek, \
942 #define DEBUGFS_WRITE_FILE_OPS(name) \
943 DEBUGFS_WRITE_FUNC(name); \
944 static const struct file_operations iwl_dbgfs_##name##_ops = { \
945 .write = iwl_dbgfs_##name##_write, \
946 .open = simple_open, \
947 .llseek = generic_file_llseek, \
950 #define DEBUGFS_READ_WRITE_FILE_OPS(name) \
951 DEBUGFS_READ_FUNC(name); \
952 DEBUGFS_WRITE_FUNC(name); \
953 static const struct file_operations iwl_dbgfs_##name##_ops = { \
954 .write = iwl_dbgfs_##name##_write, \
955 .read = iwl_dbgfs_##name##_read, \
956 .open = simple_open, \
957 .llseek = generic_file_llseek, \
960 static ssize_t iwl_dbgfs_tx_queue_read(struct file *file,
961 char __user *user_buf,
962 size_t count, loff_t *ppos)
964 struct iwl_trans *trans = file->private_data;
965 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
974 bufsz = sizeof(char) * 64 * trans->cfg->base_params->num_of_queues;
976 if (!trans_pcie->txq)
979 buf = kzalloc(bufsz, GFP_KERNEL);
983 for (cnt = 0; cnt < trans->cfg->base_params->num_of_queues; cnt++) {
984 txq = &trans_pcie->txq[cnt];
986 pos += scnprintf(buf + pos, bufsz - pos,
987 "hwq %.2d: read=%u write=%u use=%d stop=%d\n",
988 cnt, q->read_ptr, q->write_ptr,
989 !!test_bit(cnt, trans_pcie->queue_used),
990 !!test_bit(cnt, trans_pcie->queue_stopped));
992 ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos);
997 static ssize_t iwl_dbgfs_rx_queue_read(struct file *file,
998 char __user *user_buf,
999 size_t count, loff_t *ppos)
1001 struct iwl_trans *trans = file->private_data;
1002 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1003 struct iwl_rxq *rxq = &trans_pcie->rxq;
1006 const size_t bufsz = sizeof(buf);
1008 pos += scnprintf(buf + pos, bufsz - pos, "read: %u\n",
1010 pos += scnprintf(buf + pos, bufsz - pos, "write: %u\n",
1012 pos += scnprintf(buf + pos, bufsz - pos, "free_count: %u\n",
1015 pos += scnprintf(buf + pos, bufsz - pos, "closed_rb_num: %u\n",
1016 le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF);
1018 pos += scnprintf(buf + pos, bufsz - pos,
1019 "closed_rb_num: Not Allocated\n");
1021 return simple_read_from_buffer(user_buf, count, ppos, buf, pos);
1024 static ssize_t iwl_dbgfs_interrupt_read(struct file *file,
1025 char __user *user_buf,
1026 size_t count, loff_t *ppos)
1028 struct iwl_trans *trans = file->private_data;
1029 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1030 struct isr_statistics *isr_stats = &trans_pcie->isr_stats;
1034 int bufsz = 24 * 64; /* 24 items * 64 char per item */
1037 buf = kzalloc(bufsz, GFP_KERNEL);
1041 pos += scnprintf(buf + pos, bufsz - pos,
1042 "Interrupt Statistics Report:\n");
1044 pos += scnprintf(buf + pos, bufsz - pos, "HW Error:\t\t\t %u\n",
1046 pos += scnprintf(buf + pos, bufsz - pos, "SW Error:\t\t\t %u\n",
1048 if (isr_stats->sw || isr_stats->hw) {
1049 pos += scnprintf(buf + pos, bufsz - pos,
1050 "\tLast Restarting Code: 0x%X\n",
1051 isr_stats->err_code);
1053 #ifdef CONFIG_IWLWIFI_DEBUG
1054 pos += scnprintf(buf + pos, bufsz - pos, "Frame transmitted:\t\t %u\n",
1056 pos += scnprintf(buf + pos, bufsz - pos, "Alive interrupt:\t\t %u\n",
1059 pos += scnprintf(buf + pos, bufsz - pos,
1060 "HW RF KILL switch toggled:\t %u\n", isr_stats->rfkill);
1062 pos += scnprintf(buf + pos, bufsz - pos, "CT KILL:\t\t\t %u\n",
1065 pos += scnprintf(buf + pos, bufsz - pos, "Wakeup Interrupt:\t\t %u\n",
1068 pos += scnprintf(buf + pos, bufsz - pos,
1069 "Rx command responses:\t\t %u\n", isr_stats->rx);
1071 pos += scnprintf(buf + pos, bufsz - pos, "Tx/FH interrupt:\t\t %u\n",
1074 pos += scnprintf(buf + pos, bufsz - pos, "Unexpected INTA:\t\t %u\n",
1075 isr_stats->unhandled);
1077 ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos);
1082 static ssize_t iwl_dbgfs_interrupt_write(struct file *file,
1083 const char __user *user_buf,
1084 size_t count, loff_t *ppos)
1086 struct iwl_trans *trans = file->private_data;
1087 struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1088 struct isr_statistics *isr_stats = &trans_pcie->isr_stats;
1094 memset(buf, 0, sizeof(buf));
1095 buf_size = min(count, sizeof(buf) - 1);
1096 if (copy_from_user(buf, user_buf, buf_size))
1098 if (sscanf(buf, "%x", &reset_flag) != 1)
1100 if (reset_flag == 0)
1101 memset(isr_stats, 0, sizeof(*isr_stats));
1106 static ssize_t iwl_dbgfs_csr_write(struct file *file,
1107 const char __user *user_buf,
1108 size_t count, loff_t *ppos)
1110 struct iwl_trans *trans = file->private_data;
1115 memset(buf, 0, sizeof(buf));
1116 buf_size = min(count, sizeof(buf) - 1);
1117 if (copy_from_user(buf, user_buf, buf_size))
1119 if (sscanf(buf, "%d", &csr) != 1)
1122 iwl_pcie_dump_csr(trans);
1127 static ssize_t iwl_dbgfs_fh_reg_read(struct file *file,
1128 char __user *user_buf,
1129 size_t count, loff_t *ppos)
1131 struct iwl_trans *trans = file->private_data;
1134 ssize_t ret = -EFAULT;
1136 ret = pos = iwl_pcie_dump_fh(trans, &buf);
1138 ret = simple_read_from_buffer(user_buf,
1139 count, ppos, buf, pos);
1146 static ssize_t iwl_dbgfs_fw_restart_write(struct file *file,
1147 const char __user *user_buf,
1148 size_t count, loff_t *ppos)
1150 struct iwl_trans *trans = file->private_data;
1152 if (!trans->op_mode)
1156 iwl_op_mode_nic_error(trans->op_mode);
1162 DEBUGFS_READ_WRITE_FILE_OPS(interrupt);
1163 DEBUGFS_READ_FILE_OPS(fh_reg);
1164 DEBUGFS_READ_FILE_OPS(rx_queue);
1165 DEBUGFS_READ_FILE_OPS(tx_queue);
1166 DEBUGFS_WRITE_FILE_OPS(csr);
1167 DEBUGFS_WRITE_FILE_OPS(fw_restart);
1170 * Create the debugfs files and directories
1173 static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans,
1176 DEBUGFS_ADD_FILE(rx_queue, dir, S_IRUSR);
1177 DEBUGFS_ADD_FILE(tx_queue, dir, S_IRUSR);
1178 DEBUGFS_ADD_FILE(interrupt, dir, S_IWUSR | S_IRUSR);
1179 DEBUGFS_ADD_FILE(csr, dir, S_IWUSR);
1180 DEBUGFS_ADD_FILE(fh_reg, dir, S_IRUSR);
1181 DEBUGFS_ADD_FILE(fw_restart, dir, S_IWUSR);
1185 IWL_ERR(trans, "failed to create the trans debugfs entry\n");
1189 static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans,
1194 #endif /*CONFIG_IWLWIFI_DEBUGFS */
1196 static const struct iwl_trans_ops trans_ops_pcie = {
1197 .start_hw = iwl_trans_pcie_start_hw,
1198 .stop_hw = iwl_trans_pcie_stop_hw,
1199 .fw_alive = iwl_trans_pcie_fw_alive,
1200 .start_fw = iwl_trans_pcie_start_fw,
1201 .stop_device = iwl_trans_pcie_stop_device,
1203 .wowlan_suspend = iwl_trans_pcie_wowlan_suspend,
1205 .send_cmd = iwl_trans_pcie_send_hcmd,
1207 .tx = iwl_trans_pcie_tx,
1208 .reclaim = iwl_trans_pcie_reclaim,
1210 .txq_disable = iwl_trans_pcie_txq_disable,
1211 .txq_enable = iwl_trans_pcie_txq_enable,
1213 .dbgfs_register = iwl_trans_pcie_dbgfs_register,
1215 .wait_tx_queue_empty = iwl_trans_pcie_wait_txq_empty,
1217 #ifdef CONFIG_PM_SLEEP
1218 .suspend = iwl_trans_pcie_suspend,
1219 .resume = iwl_trans_pcie_resume,
1221 .write8 = iwl_trans_pcie_write8,
1222 .write32 = iwl_trans_pcie_write32,
1223 .read32 = iwl_trans_pcie_read32,
1224 .configure = iwl_trans_pcie_configure,
1225 .set_pmi = iwl_trans_pcie_set_pmi,
1228 struct iwl_trans *iwl_trans_pcie_alloc(struct pci_dev *pdev,
1229 const struct pci_device_id *ent,
1230 const struct iwl_cfg *cfg)
1232 struct iwl_trans_pcie *trans_pcie;
1233 struct iwl_trans *trans;
1237 trans = kzalloc(sizeof(struct iwl_trans) +
1238 sizeof(struct iwl_trans_pcie), GFP_KERNEL);
1243 trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1245 trans->ops = &trans_ops_pcie;
1247 trans_pcie->trans = trans;
1248 spin_lock_init(&trans_pcie->irq_lock);
1249 init_waitqueue_head(&trans_pcie->ucode_write_waitq);
1251 /* W/A - seems to solve weird behavior. We need to remove this if we
1252 * don't want to stay in L1 all the time. This wastes a lot of power */
1253 pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
1254 PCIE_LINK_STATE_CLKPM);
1256 if (pci_enable_device(pdev)) {
1261 pci_set_master(pdev);
1263 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
1265 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
1267 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
1269 err = pci_set_consistent_dma_mask(pdev,
1271 /* both attempts failed: */
1273 dev_err(&pdev->dev, "No suitable DMA available\n");
1274 goto out_pci_disable_device;
1278 err = pci_request_regions(pdev, DRV_NAME);
1280 dev_err(&pdev->dev, "pci_request_regions failed\n");
1281 goto out_pci_disable_device;
1284 trans_pcie->hw_base = pci_ioremap_bar(pdev, 0);
1285 if (!trans_pcie->hw_base) {
1286 dev_err(&pdev->dev, "pci_ioremap_bar failed\n");
1288 goto out_pci_release_regions;
1291 /* We disable the RETRY_TIMEOUT register (0x41) to keep
1292 * PCI Tx retries from interfering with C3 CPU state */
1293 pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
1295 err = pci_enable_msi(pdev);
1297 dev_err(&pdev->dev, "pci_enable_msi failed(0X%x)\n", err);
1298 /* enable rfkill interrupt: hw bug w/a */
1299 pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
1300 if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
1301 pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
1302 pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
1306 trans->dev = &pdev->dev;
1307 trans_pcie->irq = pdev->irq;
1308 trans_pcie->pci_dev = pdev;
1309 trans->hw_rev = iwl_read32(trans, CSR_HW_REV);
1310 trans->hw_id = (pdev->device << 16) + pdev->subsystem_device;
1311 snprintf(trans->hw_id_str, sizeof(trans->hw_id_str),
1312 "PCI ID: 0x%04X:0x%04X", pdev->device, pdev->subsystem_device);
1314 /* Initialize the wait queue for commands */
1315 init_waitqueue_head(&trans_pcie->wait_command_queue);
1316 spin_lock_init(&trans->reg_lock);
1318 snprintf(trans->dev_cmd_pool_name, sizeof(trans->dev_cmd_pool_name),
1319 "iwl_cmd_pool:%s", dev_name(trans->dev));
1321 trans->dev_cmd_headroom = 0;
1322 trans->dev_cmd_pool =
1323 kmem_cache_create(trans->dev_cmd_pool_name,
1324 sizeof(struct iwl_device_cmd)
1325 + trans->dev_cmd_headroom,
1330 if (!trans->dev_cmd_pool)
1331 goto out_pci_disable_msi;
1335 out_pci_disable_msi:
1336 pci_disable_msi(pdev);
1337 out_pci_release_regions:
1338 pci_release_regions(pdev);
1339 out_pci_disable_device:
1340 pci_disable_device(pdev);