drivers/net/wireless/iwlwifi/pcie/trans.c

   1 /******************************************************************************
   2  *
   3  * This file is provided under a dual BSD/GPLv2 license.  When using or
   4  * redistributing this file, you may do so under either license.
   5  *
   6  * GPL LICENSE SUMMARY
   7  *
   8  * Copyright(c) 2007 - 2012 Intel Corporation. All rights reserved.
   9  *
  10  * This program is free software; you can redistribute it and/or modify
  11  * it under the terms of version 2 of the GNU General Public License as
  12  * published by the Free Software Foundation.
  13  *
  14  * This program is distributed in the hope that it will be useful, but
  15  * WITHOUT ANY WARRANTY; without even the implied warranty of
  16  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  17  * General Public License for more details.
  18  *
  19  * You should have received a copy of the GNU General Public License
  20  * along with this program; if not, write to the Free Software
  21  * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  22  * USA
  23  *
  24  * The full GNU General Public License is included in this distribution
  25  * in the file called LICENSE.GPL.
  26  *
  27  * Contact Information:
  28  *  Intel Linux Wireless <ilw@linux.intel.com>
  29  * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  30  *
  31  * BSD LICENSE
  32  *
  33  * Copyright(c) 2005 - 2012 Intel Corporation. All rights reserved.
  34  * All rights reserved.
  35  *
  36  * Redistribution and use in source and binary forms, with or without
  37  * modification, are permitted provided that the following conditions
  38  * are met:
  39  *
  40  *  * Redistributions of source code must retain the above copyright
  41  *    notice, this list of conditions and the following disclaimer.
  42  *  * Redistributions in binary form must reproduce the above copyright
  43  *    notice, this list of conditions and the following disclaimer in
  44  *    the documentation and/or other materials provided with the
  45  *    distribution.
  46  *  * Neither the name Intel Corporation nor the names of its
  47  *    contributors may be used to endorse or promote products derived
  48  *    from this software without specific prior written permission.
  49  *
  50  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  51  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  52  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  53  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  54  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  55  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  56  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  57  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  58  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  59  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  60  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  61  *
  62  *****************************************************************************/
  63 #include <linux/pci.h>
  64 #include <linux/pci-aspm.h>
  65 #include <linux/interrupt.h>
  66 #include <linux/debugfs.h>
  67 #include <linux/sched.h>
  68 #include <linux/bitops.h>
  69 #include <linux/gfp.h>
  70
  71 #include "iwl-drv.h"
  72 #include "iwl-trans.h"
  73 #include "iwl-csr.h"
  74 #include "iwl-prph.h"
  75 #include "iwl-agn-hw.h"
  76 #include "internal.h"
  77 /* FIXME: need to abstract out TX command (once we know what it looks like) */
  78 #include "dvm/commands.h"
  79
  80 #define SCD_QUEUECHAIN_SEL_ALL(trans, trans_pcie)       \
  81         (((1<<trans->cfg->base_params->num_of_queues) - 1) &\
  82         (~(1<<(trans_pcie)->cmd_queue)))
  83
  84 static int iwl_trans_rx_alloc(struct iwl_trans *trans)
  85 {
  86         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
  87         struct iwl_rx_queue *rxq = &trans_pcie->rxq;
  88         struct device *dev = trans->dev;
  89
  90         memset(&trans_pcie->rxq, 0, sizeof(trans_pcie->rxq));
  91
  92         spin_lock_init(&rxq->lock);
  93
  94         if (WARN_ON(rxq->bd || rxq->rb_stts))
  95                 return -EINVAL;
  96
  97         /* Allocate the circular buffer of Read Buffer Descriptors (RBDs) */
  98         rxq->bd = dma_zalloc_coherent(dev, sizeof(__le32) * RX_QUEUE_SIZE,
  99                                       &rxq->bd_dma, GFP_KERNEL);
 100         if (!rxq->bd)
 101                 goto err_bd;
 102
 103         /*Allocate the driver's pointer to receive buffer status */
 104         rxq->rb_stts = dma_zalloc_coherent(dev, sizeof(*rxq->rb_stts),
 105                                            &rxq->rb_stts_dma, GFP_KERNEL);
 106         if (!rxq->rb_stts)
 107                 goto err_rb_stts;
 108
 109         return 0;
 110
 111 err_rb_stts:
 112         dma_free_coherent(dev, sizeof(__le32) * RX_QUEUE_SIZE,
 113                           rxq->bd, rxq->bd_dma);
 114         memset(&rxq->bd_dma, 0, sizeof(rxq->bd_dma));
 115         rxq->bd = NULL;
 116 err_bd:
 117         return -ENOMEM;
 118 }
 119
 120 static void iwl_trans_rxq_free_rx_bufs(struct iwl_trans *trans)
 121 {
 122         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 123         struct iwl_rx_queue *rxq = &trans_pcie->rxq;
 124         int i;
 125
 126         /* Fill the rx_used queue with _all_ of the Rx buffers */
 127         for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
 128                 /* In the reset function, these buffers may have been allocated
 129                  * to an SKB, so we need to unmap and free potential storage */
 130                 if (rxq->pool[i].page != NULL) {
 131                         dma_unmap_page(trans->dev, rxq->pool[i].page_dma,
 132                                        PAGE_SIZE << trans_pcie->rx_page_order,
 133                                        DMA_FROM_DEVICE);
 134                         __free_pages(rxq->pool[i].page,
 135                                      trans_pcie->rx_page_order);
 136                         rxq->pool[i].page = NULL;
 137                 }
 138                 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
 139         }
 140 }
 141
 142 static void iwl_trans_rx_hw_init(struct iwl_trans *trans,
 143                                  struct iwl_rx_queue *rxq)
 144 {
 145         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 146         u32 rb_size;
 147         const u32 rfdnlog = RX_QUEUE_SIZE_LOG; /* 256 RBDs */
 148         u32 rb_timeout = RX_RB_TIMEOUT; /* FIXME: RX_RB_TIMEOUT for all devices? */
 149
 150         if (trans_pcie->rx_buf_size_8k)
 151                 rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K;
 152         else
 153                 rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K;
 154
 155         /* Stop Rx DMA */
 156         iwl_write_direct32(trans, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0);
 157
 158         /* Reset driver's Rx queue write index */
 159         iwl_write_direct32(trans, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, 0);
 160
 161         /* Tell device where to find RBD circular buffer in DRAM */
 162         iwl_write_direct32(trans, FH_RSCSR_CHNL0_RBDCB_BASE_REG,
 163                            (u32)(rxq->bd_dma >> 8));
 164
 165         /* Tell device where in DRAM to update its Rx status */
 166         iwl_write_direct32(trans, FH_RSCSR_CHNL0_STTS_WPTR_REG,
 167                            rxq->rb_stts_dma >> 4);
 168
 169         /* Enable Rx DMA
 170          * FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY is set because of HW bug in
 171          *      the credit mechanism in 5000 HW RX FIFO
 172          * Direct rx interrupts to hosts
 173          * Rx buffer size 4 or 8k
 174          * RB timeout 0x10
 175          * 256 RBDs
 176          */
 177         iwl_write_direct32(trans, FH_MEM_RCSR_CHNL0_CONFIG_REG,
 178                            FH_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL |
 179                            FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY |
 180                            FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL |
 181                            rb_size|
 182                            (rb_timeout << FH_RCSR_RX_CONFIG_REG_IRQ_RBTH_POS)|
 183                            (rfdnlog << FH_RCSR_RX_CONFIG_RBDCB_SIZE_POS));
 184
 185         /* Set interrupt coalescing timer to default (2048 usecs) */
 186         iwl_write8(trans, CSR_INT_COALESCING, IWL_HOST_INT_TIMEOUT_DEF);
 187 }
 188
 189 static int iwl_rx_init(struct iwl_trans *trans)
 190 {
 191         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 192         struct iwl_rx_queue *rxq = &trans_pcie->rxq;
 193
 194         int i, err;
 195         unsigned long flags;
 196
 197         if (!rxq->bd) {
 198                 err = iwl_trans_rx_alloc(trans);
 199                 if (err)
 200                         return err;
 201         }
 202
 203         spin_lock_irqsave(&rxq->lock, flags);
 204         INIT_LIST_HEAD(&rxq->rx_free);
 205         INIT_LIST_HEAD(&rxq->rx_used);
 206
 207         iwl_trans_rxq_free_rx_bufs(trans);
 208
 209         for (i = 0; i < RX_QUEUE_SIZE; i++)
 210                 rxq->queue[i] = NULL;
 211
 212         /* Set us so that we have processed and used all buffers, but have
 213          * not restocked the Rx queue with fresh buffers */
 214         rxq->read = rxq->write = 0;
 215         rxq->write_actual = 0;
 216         rxq->free_count = 0;
 217         spin_unlock_irqrestore(&rxq->lock, flags);
 218
 219         iwl_rx_replenish(trans);
 220
 221         iwl_trans_rx_hw_init(trans, rxq);
 222
 223         spin_lock_irqsave(&trans_pcie->irq_lock, flags);
 224         rxq->need_update = 1;
 225         iwl_rx_queue_update_write_ptr(trans, rxq);
 226         spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
 227
 228         return 0;
 229 }
 230
 231 static void iwl_trans_pcie_rx_free(struct iwl_trans *trans)
 232 {
 233         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 234         struct iwl_rx_queue *rxq = &trans_pcie->rxq;
 235         unsigned long flags;
 236
 237         /*if rxq->bd is NULL, it means that nothing has been allocated,
 238          * exit now */
 239         if (!rxq->bd) {
 240                 IWL_DEBUG_INFO(trans, "Free NULL rx context\n");
 241                 return;
 242         }
 243
 244         spin_lock_irqsave(&rxq->lock, flags);
 245         iwl_trans_rxq_free_rx_bufs(trans);
 246         spin_unlock_irqrestore(&rxq->lock, flags);
 247
 248         dma_free_coherent(trans->dev, sizeof(__le32) * RX_QUEUE_SIZE,
 249                           rxq->bd, rxq->bd_dma);
 250         memset(&rxq->bd_dma, 0, sizeof(rxq->bd_dma));
 251         rxq->bd = NULL;
 252
 253         if (rxq->rb_stts)
 254                 dma_free_coherent(trans->dev,
 255                                   sizeof(struct iwl_rb_status),
 256                                   rxq->rb_stts, rxq->rb_stts_dma);
 257         else
 258                 IWL_DEBUG_INFO(trans, "Free rxq->rb_stts which is NULL\n");
 259         memset(&rxq->rb_stts_dma, 0, sizeof(rxq->rb_stts_dma));
 260         rxq->rb_stts = NULL;
 261 }
 262
 263 static int iwl_trans_rx_stop(struct iwl_trans *trans)
 264 {
 265
 266         /* stop Rx DMA */
 267         iwl_write_direct32(trans, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0);
 268         return iwl_poll_direct_bit(trans, FH_MEM_RSSR_RX_STATUS_REG,
 269                                    FH_RSSR_CHNL0_RX_STATUS_CHNL_IDLE, 1000);
 270 }
 271
 272 static int iwlagn_alloc_dma_ptr(struct iwl_trans *trans,
 273                                 struct iwl_dma_ptr *ptr, size_t size)
 274 {
 275         if (WARN_ON(ptr->addr))
 276                 return -EINVAL;
 277
 278         ptr->addr = dma_alloc_coherent(trans->dev, size,
 279                                        &ptr->dma, GFP_KERNEL);
 280         if (!ptr->addr)
 281                 return -ENOMEM;
 282         ptr->size = size;
 283         return 0;
 284 }
 285
 286 static void iwlagn_free_dma_ptr(struct iwl_trans *trans,
 287                                 struct iwl_dma_ptr *ptr)
 288 {
 289         if (unlikely(!ptr->addr))
 290                 return;
 291
 292         dma_free_coherent(trans->dev, ptr->size, ptr->addr, ptr->dma);
 293         memset(ptr, 0, sizeof(*ptr));
 294 }
 295
 296 static void iwl_trans_pcie_queue_stuck_timer(unsigned long data)
 297 {
 298         struct iwl_tx_queue *txq = (void *)data;
 299         struct iwl_queue *q = &txq->q;
 300         struct iwl_trans_pcie *trans_pcie = txq->trans_pcie;
 301         struct iwl_trans *trans = iwl_trans_pcie_get_trans(trans_pcie);
 302         u32 scd_sram_addr = trans_pcie->scd_base_addr +
 303                 SCD_TX_STTS_MEM_LOWER_BOUND + (16 * txq->q.id);
 304         u8 buf[16];
 305         int i;
 306
 307         spin_lock(&txq->lock);
 308         /* check if triggered erroneously */
 309         if (txq->q.read_ptr == txq->q.write_ptr) {
 310                 spin_unlock(&txq->lock);
 311                 return;
 312         }
 313         spin_unlock(&txq->lock);
 314
 315         IWL_ERR(trans, "Queue %d stuck for %u ms.\n", txq->q.id,
 316                 jiffies_to_msecs(trans_pcie->wd_timeout));
 317         IWL_ERR(trans, "Current SW read_ptr %d write_ptr %d\n",
 318                 txq->q.read_ptr, txq->q.write_ptr);
 319
 320         iwl_read_targ_mem_bytes(trans, scd_sram_addr, buf, sizeof(buf));
 321
 322         iwl_print_hex_error(trans, buf, sizeof(buf));
 323
 324         for (i = 0; i < FH_TCSR_CHNL_NUM; i++)
 325                 IWL_ERR(trans, "FH TRBs(%d) = 0x%08x\n", i,
 326                         iwl_read_direct32(trans, FH_TX_TRB_REG(i)));
 327
 328         for (i = 0; i < trans->cfg->base_params->num_of_queues; i++) {
 329                 u32 status = iwl_read_prph(trans, SCD_QUEUE_STATUS_BITS(i));
 330                 u8 fifo = (status >> SCD_QUEUE_STTS_REG_POS_TXF) & 0x7;
 331                 bool active = !!(status & BIT(SCD_QUEUE_STTS_REG_POS_ACTIVE));
 332                 u32 tbl_dw =
 333                         iwl_read_targ_mem(trans,
 334                                           trans_pcie->scd_base_addr +
 335                                           SCD_TRANS_TBL_OFFSET_QUEUE(i));
 336
 337                 if (i & 0x1)
 338                         tbl_dw = (tbl_dw & 0xFFFF0000) >> 16;
 339                 else
 340                         tbl_dw = tbl_dw & 0x0000FFFF;
 341
 342                 IWL_ERR(trans,
 343                         "Q %d is %sactive and mapped to fifo %d ra_tid 0x%04x [%d,%d]\n",
 344                         i, active ? "" : "in", fifo, tbl_dw,
 345                         iwl_read_prph(trans,
 346                                       SCD_QUEUE_RDPTR(i)) & (txq->q.n_bd - 1),
 347                         iwl_read_prph(trans, SCD_QUEUE_WRPTR(i)));
 348         }
 349
 350         for (i = q->read_ptr; i != q->write_ptr;
 351              i = iwl_queue_inc_wrap(i, q->n_bd)) {
 352                 struct iwl_tx_cmd *tx_cmd =
 353                         (struct iwl_tx_cmd *)txq->entries[i].cmd->payload;
 354                 IWL_ERR(trans, "scratch %d = 0x%08x\n", i,
 355                         get_unaligned_le32(&tx_cmd->scratch));
 356         }
 357
 358         iwl_op_mode_nic_error(trans->op_mode);
 359 }
 360
 361 static int iwl_trans_txq_alloc(struct iwl_trans *trans,
 362                                struct iwl_tx_queue *txq, int slots_num,
 363                                u32 txq_id)
 364 {
 365         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 366         size_t tfd_sz = sizeof(struct iwl_tfd) * TFD_QUEUE_SIZE_MAX;
 367         int i;
 368
 369         if (WARN_ON(txq->entries || txq->tfds))
 370                 return -EINVAL;
 371
 372         setup_timer(&txq->stuck_timer, iwl_trans_pcie_queue_stuck_timer,
 373                     (unsigned long)txq);
 374         txq->trans_pcie = trans_pcie;
 375
 376         txq->q.n_window = slots_num;
 377
 378         txq->entries = kcalloc(slots_num,
 379                                sizeof(struct iwl_pcie_tx_queue_entry),
 380                                GFP_KERNEL);
 381
 382         if (!txq->entries)
 383                 goto error;
 384
 385         if (txq_id == trans_pcie->cmd_queue)
 386                 for (i = 0; i < slots_num; i++) {
 387                         txq->entries[i].cmd =
 388                                 kmalloc(sizeof(struct iwl_device_cmd),
 389                                         GFP_KERNEL);
 390                         if (!txq->entries[i].cmd)
 391                                 goto error;
 392                 }
 393
 394         /* Circular buffer of transmit frame descriptors (TFDs),
 395          * shared with device */
 396         txq->tfds = dma_alloc_coherent(trans->dev, tfd_sz,
 397                                        &txq->q.dma_addr, GFP_KERNEL);
 398         if (!txq->tfds) {
 399                 IWL_ERR(trans, "dma_alloc_coherent(%zd) failed\n", tfd_sz);
 400                 goto error;
 401         }
 402         txq->q.id = txq_id;
 403
 404         return 0;
 405 error:
 406         if (txq->entries && txq_id == trans_pcie->cmd_queue)
 407                 for (i = 0; i < slots_num; i++)
 408                         kfree(txq->entries[i].cmd);
 409         kfree(txq->entries);
 410         txq->entries = NULL;
 411
 412         return -ENOMEM;
 413
 414 }
 415
 416 static int iwl_trans_txq_init(struct iwl_trans *trans, struct iwl_tx_queue *txq,
 417                               int slots_num, u32 txq_id)
 418 {
 419         int ret;
 420
 421         txq->need_update = 0;
 422
 423         /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise
 424          * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */
 425         BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1));
 426
 427         /* Initialize queue's high/low-water marks, and head/tail indexes */
 428         ret = iwl_queue_init(&txq->q, TFD_QUEUE_SIZE_MAX, slots_num,
 429                         txq_id);
 430         if (ret)
 431                 return ret;
 432
 433         spin_lock_init(&txq->lock);
 434
 435         /*
 436          * Tell nic where to find circular buffer of Tx Frame Descriptors for
 437          * given Tx queue, and enable the DMA channel used for that queue.
 438          * Circular buffer (TFD queue in DRAM) physical base address */
 439         iwl_write_direct32(trans, FH_MEM_CBBC_QUEUE(txq_id),
 440                              txq->q.dma_addr >> 8);
 441
 442         return 0;
 443 }
 444
 445 /**
 446  * iwl_tx_queue_unmap -  Unmap any remaining DMA mappings and free skb's
 447  */
 448 static void iwl_tx_queue_unmap(struct iwl_trans *trans, int txq_id)
 449 {
 450         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 451         struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id];
 452         struct iwl_queue *q = &txq->q;
 453         enum dma_data_direction dma_dir;
 454
 455         if (!q->n_bd)
 456                 return;
 457
 458         /* In the command queue, all the TBs are mapped as BIDI
 459          * so unmap them as such.
 460          */
 461         if (txq_id == trans_pcie->cmd_queue)
 462                 dma_dir = DMA_BIDIRECTIONAL;
 463         else
 464                 dma_dir = DMA_TO_DEVICE;
 465
 466         spin_lock_bh(&txq->lock);
 467         while (q->write_ptr != q->read_ptr) {
 468                 iwl_txq_free_tfd(trans, txq, dma_dir);
 469                 q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd);
 470         }
 471         spin_unlock_bh(&txq->lock);
 472 }
 473
 474 /**
 475  * iwl_tx_queue_free - Deallocate DMA queue.
 476  * @txq: Transmit queue to deallocate.
 477  *
 478  * Empty queue by removing and destroying all BD's.
 479  * Free all buffers.
 480  * 0-fill, but do not free "txq" descriptor structure.
 481  */
 482 static void iwl_tx_queue_free(struct iwl_trans *trans, int txq_id)
 483 {
 484         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 485         struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id];
 486         struct device *dev = trans->dev;
 487         int i;
 488
 489         if (WARN_ON(!txq))
 490                 return;
 491
 492         iwl_tx_queue_unmap(trans, txq_id);
 493
 494         /* De-alloc array of command/tx buffers */
 495         if (txq_id == trans_pcie->cmd_queue)
 496                 for (i = 0; i < txq->q.n_window; i++) {
 497                         kfree(txq->entries[i].cmd);
 498                         kfree(txq->entries[i].copy_cmd);
 499                 }
 500
 501         /* De-alloc circular buffer of TFDs */
 502         if (txq->q.n_bd) {
 503                 dma_free_coherent(dev, sizeof(struct iwl_tfd) *
 504                                   txq->q.n_bd, txq->tfds, txq->q.dma_addr);
 505                 memset(&txq->q.dma_addr, 0, sizeof(txq->q.dma_addr));
 506         }
 507
 508         kfree(txq->entries);
 509         txq->entries = NULL;
 510
 511         del_timer_sync(&txq->stuck_timer);
 512
 513         /* 0-fill queue descriptor structure */
 514         memset(txq, 0, sizeof(*txq));
 515 }
 516
 517 /**
 518  * iwl_trans_tx_free - Free TXQ Context
 519  *
 520  * Destroy all TX DMA queues and structures
 521  */
 522 static void iwl_trans_pcie_tx_free(struct iwl_trans *trans)
 523 {
 524         int txq_id;
 525         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 526
 527         /* Tx queues */
 528         if (trans_pcie->txq) {
 529                 for (txq_id = 0;
 530                      txq_id < trans->cfg->base_params->num_of_queues; txq_id++)
 531                         iwl_tx_queue_free(trans, txq_id);
 532         }
 533
 534         kfree(trans_pcie->txq);
 535         trans_pcie->txq = NULL;
 536
 537         iwlagn_free_dma_ptr(trans, &trans_pcie->kw);
 538
 539         iwlagn_free_dma_ptr(trans, &trans_pcie->scd_bc_tbls);
 540 }
 541
 542 /**
 543  * iwl_trans_tx_alloc - allocate TX context
 544  * Allocate all Tx DMA structures and initialize them
 545  *
 546  * @param priv
 547  * @return error code
 548  */
 549 static int iwl_trans_tx_alloc(struct iwl_trans *trans)
 550 {
 551         int ret;
 552         int txq_id, slots_num;
 553         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 554
 555         u16 scd_bc_tbls_size = trans->cfg->base_params->num_of_queues *
 556                         sizeof(struct iwlagn_scd_bc_tbl);
 557
 558         /*It is not allowed to alloc twice, so warn when this happens.
 559          * We cannot rely on the previous allocation, so free and fail */
 560         if (WARN_ON(trans_pcie->txq)) {
 561                 ret = -EINVAL;
 562                 goto error;
 563         }
 564
 565         ret = iwlagn_alloc_dma_ptr(trans, &trans_pcie->scd_bc_tbls,
 566                                    scd_bc_tbls_size);
 567         if (ret) {
 568                 IWL_ERR(trans, "Scheduler BC Table allocation failed\n");
 569                 goto error;
 570         }
 571
 572         /* Alloc keep-warm buffer */
 573         ret = iwlagn_alloc_dma_ptr(trans, &trans_pcie->kw, IWL_KW_SIZE);
 574         if (ret) {
 575                 IWL_ERR(trans, "Keep Warm allocation failed\n");
 576                 goto error;
 577         }
 578
 579         trans_pcie->txq = kcalloc(trans->cfg->base_params->num_of_queues,
 580                                   sizeof(struct iwl_tx_queue), GFP_KERNEL);
 581         if (!trans_pcie->txq) {
 582                 IWL_ERR(trans, "Not enough memory for txq\n");
 583                 ret = ENOMEM;
 584                 goto error;
 585         }
 586
 587         /* Alloc and init all Tx queues, including the command queue (#4/#9) */
 588         for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues;
 589              txq_id++) {
 590                 slots_num = (txq_id == trans_pcie->cmd_queue) ?
 591                                         TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS;
 592                 ret = iwl_trans_txq_alloc(trans, &trans_pcie->txq[txq_id],
 593                                           slots_num, txq_id);
 594                 if (ret) {
 595                         IWL_ERR(trans, "Tx %d queue alloc failed\n", txq_id);
 596                         goto error;
 597                 }
 598         }
 599
 600         return 0;
 601
 602 error:
 603         iwl_trans_pcie_tx_free(trans);
 604
 605         return ret;
 606 }
 607 static int iwl_tx_init(struct iwl_trans *trans)
 608 {
 609         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 610         int ret;
 611         int txq_id, slots_num;
 612         unsigned long flags;
 613         bool alloc = false;
 614
 615         if (!trans_pcie->txq) {
 616                 ret = iwl_trans_tx_alloc(trans);
 617                 if (ret)
 618                         goto error;
 619                 alloc = true;
 620         }
 621
 622         spin_lock_irqsave(&trans_pcie->irq_lock, flags);
 623
 624         /* Turn off all Tx DMA fifos */
 625         iwl_write_prph(trans, SCD_TXFACT, 0);
 626
 627         /* Tell NIC where to find the "keep warm" buffer */
 628         iwl_write_direct32(trans, FH_KW_MEM_ADDR_REG,
 629                            trans_pcie->kw.dma >> 4);
 630
 631         spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
 632
 633         /* Alloc and init all Tx queues, including the command queue (#4/#9) */
 634         for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues;
 635              txq_id++) {
 636                 slots_num = (txq_id == trans_pcie->cmd_queue) ?
 637                                         TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS;
 638                 ret = iwl_trans_txq_init(trans, &trans_pcie->txq[txq_id],
 639                                          slots_num, txq_id);
 640                 if (ret) {
 641                         IWL_ERR(trans, "Tx %d queue init failed\n", txq_id);
 642                         goto error;
 643                 }
 644         }
 645
 646         return 0;
 647 error:
 648         /*Upon error, free only if we allocated something */
 649         if (alloc)
 650                 iwl_trans_pcie_tx_free(trans);
 651         return ret;
 652 }
 653
 654 static void iwl_set_pwr_vmain(struct iwl_trans *trans)
 655 {
 656 /*
 657  * (for documentation purposes)
 658  * to set power to V_AUX, do:
 659
 660                 if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
 661                         iwl_set_bits_mask_prph(trans, APMG_PS_CTRL_REG,
 662                                                APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
 663                                                ~APMG_PS_CTRL_MSK_PWR_SRC);
 664  */
 665
 666         iwl_set_bits_mask_prph(trans, APMG_PS_CTRL_REG,
 667                                APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
 668                                ~APMG_PS_CTRL_MSK_PWR_SRC);
 669 }
 670
 671 /* PCI registers */
 672 #define PCI_CFG_RETRY_TIMEOUT   0x041
 673
 674 static void iwl_apm_config(struct iwl_trans *trans)
 675 {
 676         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 677         u16 lctl;
 678
 679         /*
 680          * HW bug W/A for instability in PCIe bus L0S->L1 transition.
 681          * Check if BIOS (or OS) enabled L1-ASPM on this device.
 682          * If so (likely), disable L0S, so device moves directly L0->L1;
 683          *    costs negligible amount of power savings.
 684          * If not (unlikely), enable L0S, so there is at least some
 685          *    power savings, even without L1.
 686          */
 687
 688         pcie_capability_read_word(trans_pcie->pci_dev, PCI_EXP_LNKCTL, &lctl);
 689         if (lctl & PCI_EXP_LNKCTL_ASPM_L1) {
 690                 /* L1-ASPM enabled; disable(!) L0S */
 691                 iwl_set_bit(trans, CSR_GIO_REG, CSR_GIO_REG_VAL_L0S_ENABLED);
 692                 dev_printk(KERN_INFO, trans->dev,
 693                            "L1 Enabled; Disabling L0S\n");
 694         } else {
 695                 /* L1-ASPM disabled; enable(!) L0S */
 696                 iwl_clear_bit(trans, CSR_GIO_REG, CSR_GIO_REG_VAL_L0S_ENABLED);
 697                 dev_printk(KERN_INFO, trans->dev,
 698                            "L1 Disabled; Enabling L0S\n");
 699         }
 700         trans->pm_support = !(lctl & PCI_EXP_LNKCTL_ASPM_L0S);
 701 }
 702
 703 /*
 704  * Start up NIC's basic functionality after it has been reset
 705  * (e.g. after platform boot, or shutdown via iwl_apm_stop())
 706  * NOTE:  This does not load uCode nor start the embedded processor
 707  */
 708 static int iwl_apm_init(struct iwl_trans *trans)
 709 {
 710         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 711         int ret = 0;
 712         IWL_DEBUG_INFO(trans, "Init card's basic functions\n");
 713
 714         /*
 715          * Use "set_bit" below rather than "write", to preserve any hardware
 716          * bits already set by default after reset.
 717          */
 718
 719         /* Disable L0S exit timer (platform NMI Work/Around) */
 720         iwl_set_bit(trans, CSR_GIO_CHICKEN_BITS,
 721                     CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
 722
 723         /*
 724          * Disable L0s without affecting L1;
 725          *  don't wait for ICH L0s (ICH bug W/A)
 726          */
 727         iwl_set_bit(trans, CSR_GIO_CHICKEN_BITS,
 728                     CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX);
 729
 730         /* Set FH wait threshold to maximum (HW error during stress W/A) */
 731         iwl_set_bit(trans, CSR_DBG_HPET_MEM_REG, CSR_DBG_HPET_MEM_REG_VAL);
 732
 733         /*
 734          * Enable HAP INTA (interrupt from management bus) to
 735          * wake device's PCI Express link L1a -> L0s
 736          */
 737         iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG,
 738                     CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A);
 739
 740         iwl_apm_config(trans);
 741
 742         /* Configure analog phase-lock-loop before activating to D0A */
 743         if (trans->cfg->base_params->pll_cfg_val)
 744                 iwl_set_bit(trans, CSR_ANA_PLL_CFG,
 745                             trans->cfg->base_params->pll_cfg_val);
 746
 747         /*
 748          * Set "initialization complete" bit to move adapter from
 749          * D0U* --> D0A* (powered-up active) state.
 750          */
 751         iwl_set_bit(trans, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
 752
 753         /*
 754          * Wait for clock stabilization; once stabilized, access to
 755          * device-internal resources is supported, e.g. iwl_write_prph()
 756          * and accesses to uCode SRAM.
 757          */
 758         ret = iwl_poll_bit(trans, CSR_GP_CNTRL,
 759                            CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
 760                            CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
 761         if (ret < 0) {
 762                 IWL_DEBUG_INFO(trans, "Failed to init the card\n");
 763                 goto out;
 764         }
 765
 766         /*
 767          * Enable DMA clock and wait for it to stabilize.
 768          *
 769          * Write to "CLK_EN_REG"; "1" bits enable clocks, while "0" bits
 770          * do not disable clocks.  This preserves any hardware bits already
 771          * set by default in "CLK_CTRL_REG" after reset.
 772          */
 773         iwl_write_prph(trans, APMG_CLK_EN_REG, APMG_CLK_VAL_DMA_CLK_RQT);
 774         udelay(20);
 775
 776         /* Disable L1-Active */
 777         iwl_set_bits_prph(trans, APMG_PCIDEV_STT_REG,
 778                           APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
 779
 780         set_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status);
 781
 782 out:
 783         return ret;
 784 }
 785
 786 static int iwl_apm_stop_master(struct iwl_trans *trans)
 787 {
 788         int ret = 0;
 789
 790         /* stop device's busmaster DMA activity */
 791         iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER);
 792
 793         ret = iwl_poll_bit(trans, CSR_RESET,
 794                            CSR_RESET_REG_FLAG_MASTER_DISABLED,
 795                            CSR_RESET_REG_FLAG_MASTER_DISABLED, 100);
 796         if (ret)
 797                 IWL_WARN(trans, "Master Disable Timed Out, 100 usec\n");
 798
 799         IWL_DEBUG_INFO(trans, "stop master\n");
 800
 801         return ret;
 802 }
 803
 804 static void iwl_apm_stop(struct iwl_trans *trans)
 805 {
 806         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 807         IWL_DEBUG_INFO(trans, "Stop card, put in low power state\n");
 808
 809         clear_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status);
 810
 811         /* Stop device's DMA activity */
 812         iwl_apm_stop_master(trans);
 813
 814         /* Reset the entire device */
 815         iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
 816
 817         udelay(10);
 818
 819         /*
 820          * Clear "initialization complete" bit to move adapter from
 821          * D0A* (powered-up Active) --> D0U* (Uninitialized) state.
 822          */
 823         iwl_clear_bit(trans, CSR_GP_CNTRL,
 824                       CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
 825 }
 826
 827 static int iwl_nic_init(struct iwl_trans *trans)
 828 {
 829         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 830         unsigned long flags;
 831
 832         /* nic_init */
 833         spin_lock_irqsave(&trans_pcie->irq_lock, flags);
 834         iwl_apm_init(trans);
 835
 836         /* Set interrupt coalescing calibration timer to default (512 usecs) */
 837         iwl_write8(trans, CSR_INT_COALESCING, IWL_HOST_INT_CALIB_TIMEOUT_DEF);
 838
 839         spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
 840
 841         iwl_set_pwr_vmain(trans);
 842
 843         iwl_op_mode_nic_config(trans->op_mode);
 844
 845         /* Allocate the RX queue, or reset if it is already allocated */
 846         iwl_rx_init(trans);
 847
 848         /* Allocate or reset and init all Tx and Command queues */
 849         if (iwl_tx_init(trans))
 850                 return -ENOMEM;
 851
 852         if (trans->cfg->base_params->shadow_reg_enable) {
 853                 /* enable shadow regs in HW */
 854                 iwl_set_bit(trans, CSR_MAC_SHADOW_REG_CTRL, 0x800FFFFF);
 855                 IWL_DEBUG_INFO(trans, "Enabling shadow registers in device\n");
 856         }
 857
 858         return 0;
 859 }
 860
 861 #define HW_READY_TIMEOUT (50)
 862
 863 /* Note: returns poll_bit return value, which is >= 0 if success */
 864 static int iwl_set_hw_ready(struct iwl_trans *trans)
 865 {
 866         int ret;
 867
 868         iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG,
 869                     CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
 870
 871         /* See if we got it */
 872         ret = iwl_poll_bit(trans, CSR_HW_IF_CONFIG_REG,
 873                            CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
 874                            CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
 875                            HW_READY_TIMEOUT);
 876
 877         IWL_DEBUG_INFO(trans, "hardware%s ready\n", ret < 0 ? " not" : "");
 878         return ret;
 879 }
 880
 881 /* Note: returns standard 0/-ERROR code */
 882 static int iwl_prepare_card_hw(struct iwl_trans *trans)
 883 {
 884         int ret;
 885         int t = 0;
 886
 887         IWL_DEBUG_INFO(trans, "iwl_trans_prepare_card_hw enter\n");
 888
 889         ret = iwl_set_hw_ready(trans);
 890         /* If the card is ready, exit 0 */
 891         if (ret >= 0)
 892                 return 0;
 893
 894         /* If HW is not ready, prepare the conditions to check again */
 895         iwl_set_bit(trans, CSR_HW_IF_CONFIG_REG,
 896                     CSR_HW_IF_CONFIG_REG_PREPARE);
 897
 898         do {
 899                 ret = iwl_set_hw_ready(trans);
 900                 if (ret >= 0)
 901                         return 0;
 902
 903                 usleep_range(200, 1000);
 904                 t += 200;
 905         } while (t < 150000);
 906
 907         return ret;
 908 }
 909
 910 /*
 911  * ucode
 912  */
 913 static int iwl_load_firmware_chunk(struct iwl_trans *trans, u32 dst_addr,
 914                                    dma_addr_t phy_addr, u32 byte_cnt)
 915 {
 916         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
 917         int ret;
 918
 919         trans_pcie->ucode_write_complete = false;
 920
 921         iwl_write_direct32(trans,
 922                            FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL),
 923                            FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE);
 924
 925         iwl_write_direct32(trans,
 926                            FH_SRVC_CHNL_SRAM_ADDR_REG(FH_SRVC_CHNL),
 927                            dst_addr);
 928
 929         iwl_write_direct32(trans,
 930                            FH_TFDIB_CTRL0_REG(FH_SRVC_CHNL),
 931                            phy_addr & FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK);
 932
 933         iwl_write_direct32(trans,
 934                            FH_TFDIB_CTRL1_REG(FH_SRVC_CHNL),
 935                            (iwl_get_dma_hi_addr(phy_addr)
 936                                 << FH_MEM_TFDIB_REG1_ADDR_BITSHIFT) | byte_cnt);
 937
 938         iwl_write_direct32(trans,
 939                            FH_TCSR_CHNL_TX_BUF_STS_REG(FH_SRVC_CHNL),
 940                            1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM |
 941                            1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX |
 942                            FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID);
 943
 944         iwl_write_direct32(trans,
 945                            FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL),
 946                            FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE    |
 947                            FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE |
 948                            FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD);
 949
 950         ret = wait_event_timeout(trans_pcie->ucode_write_waitq,
 951                                  trans_pcie->ucode_write_complete, 5 * HZ);
 952         if (!ret) {
 953                 IWL_ERR(trans, "Failed to load firmware chunk!\n");
 954                 return -ETIMEDOUT;
 955         }
 956
 957         return 0;
 958 }
 959
 960 static int iwl_load_section(struct iwl_trans *trans, u8 section_num,
 961                             const struct fw_desc *section)
 962 {
 963         u8 *v_addr;
 964         dma_addr_t p_addr;
 965         u32 offset;
 966         int ret = 0;
 967
 968         IWL_DEBUG_FW(trans, "[%d] uCode section being loaded...\n",
 969                      section_num);
 970
 971         v_addr = dma_alloc_coherent(trans->dev, PAGE_SIZE, &p_addr, GFP_KERNEL);
 972         if (!v_addr)
 973                 return -ENOMEM;
 974
 975         for (offset = 0; offset < section->len; offset += PAGE_SIZE) {
 976                 u32 copy_size;
 977
 978                 copy_size = min_t(u32, PAGE_SIZE, section->len - offset);
 979
 980                 memcpy(v_addr, (u8 *)section->data + offset, copy_size);
 981                 ret = iwl_load_firmware_chunk(trans, section->offset + offset,
 982                                               p_addr, copy_size);
 983                 if (ret) {
 984                         IWL_ERR(trans,
 985                                 "Could not load the [%d] uCode section\n",
 986                                 section_num);
 987                         break;
 988                 }
 989         }
 990
 991         dma_free_coherent(trans->dev, PAGE_SIZE, v_addr, p_addr);
 992         return ret;
 993 }
 994
 995 static int iwl_load_given_ucode(struct iwl_trans *trans,
 996                                 const struct fw_img *image)
 997 {
 998         int i, ret = 0;
 999
1000         for (i = 0; i < IWL_UCODE_SECTION_MAX; i++) {
1001                 if (!image->sec[i].data)
1002                         break;
1003
1004                 ret = iwl_load_section(trans, i, &image->sec[i]);
1005                 if (ret)
1006                         return ret;
1007         }
1008
1009         /* Remove all resets to allow NIC to operate */
1010         iwl_write32(trans, CSR_RESET, 0);
1011
1012         return 0;
1013 }
1014
1015 static int iwl_trans_pcie_start_fw(struct iwl_trans *trans,
1016                                    const struct fw_img *fw)
1017 {
1018         int ret;
1019         bool hw_rfkill;
1020
1021         /* This may fail if AMT took ownership of the device */
1022         if (iwl_prepare_card_hw(trans)) {
1023                 IWL_WARN(trans, "Exit HW not ready\n");
1024                 return -EIO;
1025         }
1026
1027         iwl_enable_rfkill_int(trans);
1028
1029         /* If platform's RF_KILL switch is NOT set to KILL */
1030         hw_rfkill = iwl_is_rfkill_set(trans);
1031         iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill);
1032         if (hw_rfkill)
1033                 return -ERFKILL;
1034
1035         iwl_write32(trans, CSR_INT, 0xFFFFFFFF);
1036
1037         ret = iwl_nic_init(trans);
1038         if (ret) {
1039                 IWL_ERR(trans, "Unable to init nic\n");
1040                 return ret;
1041         }
1042
1043         /* make sure rfkill handshake bits are cleared */
1044         iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
1045         iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR,
1046                     CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
1047
1048         /* clear (again), then enable host interrupts */
1049         iwl_write32(trans, CSR_INT, 0xFFFFFFFF);
1050         iwl_enable_interrupts(trans);
1051
1052         /* really make sure rfkill handshake bits are cleared */
1053         iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
1054         iwl_write32(trans, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
1055
1056         /* Load the given image to the HW */
1057         return iwl_load_given_ucode(trans, fw);
1058 }
1059
1060 /*
1061  * Activate/Deactivate Tx DMA/FIFO channels according tx fifos mask
1062  */
1063 static void iwl_trans_txq_set_sched(struct iwl_trans *trans, u32 mask)
1064 {
1065         struct iwl_trans_pcie __maybe_unused *trans_pcie =
1066                 IWL_TRANS_GET_PCIE_TRANS(trans);
1067
1068         iwl_write_prph(trans, SCD_TXFACT, mask);
1069 }
1070
1071 static void iwl_tx_start(struct iwl_trans *trans)
1072 {
1073         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1074         u32 a;
1075         int chan;
1076         u32 reg_val;
1077
1078         /* make sure all queue are not stopped/used */
1079         memset(trans_pcie->queue_stopped, 0, sizeof(trans_pcie->queue_stopped));
1080         memset(trans_pcie->queue_used, 0, sizeof(trans_pcie->queue_used));
1081
1082         trans_pcie->scd_base_addr =
1083                 iwl_read_prph(trans, SCD_SRAM_BASE_ADDR);
1084         a = trans_pcie->scd_base_addr + SCD_CONTEXT_MEM_LOWER_BOUND;
1085         /* reset conext data memory */
1086         for (; a < trans_pcie->scd_base_addr + SCD_CONTEXT_MEM_UPPER_BOUND;
1087                 a += 4)
1088                 iwl_write_targ_mem(trans, a, 0);
1089         /* reset tx status memory */
1090         for (; a < trans_pcie->scd_base_addr + SCD_TX_STTS_MEM_UPPER_BOUND;
1091                 a += 4)
1092                 iwl_write_targ_mem(trans, a, 0);
1093         for (; a < trans_pcie->scd_base_addr +
1094                SCD_TRANS_TBL_OFFSET_QUEUE(
1095                                 trans->cfg->base_params->num_of_queues);
1096                a += 4)
1097                 iwl_write_targ_mem(trans, a, 0);
1098
1099         iwl_write_prph(trans, SCD_DRAM_BASE_ADDR,
1100                        trans_pcie->scd_bc_tbls.dma >> 10);
1101
1102         /* The chain extension of the SCD doesn't work well. This feature is
1103          * enabled by default by the HW, so we need to disable it manually.
1104          */
1105         iwl_write_prph(trans, SCD_CHAINEXT_EN, 0);
1106
1107         iwl_trans_ac_txq_enable(trans, trans_pcie->cmd_queue,
1108                                 trans_pcie->cmd_fifo);
1109
1110         /* Activate all Tx DMA/FIFO channels */
1111         iwl_trans_txq_set_sched(trans, IWL_MASK(0, 7));
1112
1113         /* Enable DMA channel */
1114         for (chan = 0; chan < FH_TCSR_CHNL_NUM ; chan++)
1115                 iwl_write_direct32(trans, FH_TCSR_CHNL_TX_CONFIG_REG(chan),
1116                                    FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE |
1117                                    FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE);
1118
1119         /* Update FH chicken bits */
1120         reg_val = iwl_read_direct32(trans, FH_TX_CHICKEN_BITS_REG);
1121         iwl_write_direct32(trans, FH_TX_CHICKEN_BITS_REG,
1122                            reg_val | FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN);
1123
1124         /* Enable L1-Active */
1125         iwl_clear_bits_prph(trans, APMG_PCIDEV_STT_REG,
1126                             APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
1127 }
1128
1129 static void iwl_trans_pcie_fw_alive(struct iwl_trans *trans)
1130 {
1131         iwl_reset_ict(trans);
1132         iwl_tx_start(trans);
1133 }
1134
1135 /**
1136  * iwlagn_txq_ctx_stop - Stop all Tx DMA channels
1137  */
1138 static int iwl_trans_tx_stop(struct iwl_trans *trans)
1139 {
1140         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1141         int ch, txq_id, ret;
1142         unsigned long flags;
1143
1144         /* Turn off all Tx DMA fifos */
1145         spin_lock_irqsave(&trans_pcie->irq_lock, flags);
1146
1147         iwl_trans_txq_set_sched(trans, 0);
1148
1149         /* Stop each Tx DMA channel, and wait for it to be idle */
1150         for (ch = 0; ch < FH_TCSR_CHNL_NUM; ch++) {
1151                 iwl_write_direct32(trans,
1152                                    FH_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0);
1153                 ret = iwl_poll_direct_bit(trans, FH_TSSR_TX_STATUS_REG,
1154                         FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch), 1000);
1155                 if (ret < 0)
1156                         IWL_ERR(trans,
1157                                 "Failing on timeout while stopping DMA channel %d [0x%08x]\n",
1158                                 ch,
1159                                 iwl_read_direct32(trans,
1160                                                   FH_TSSR_TX_STATUS_REG));
1161         }
1162         spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
1163
1164         if (!trans_pcie->txq) {
1165                 IWL_WARN(trans,
1166                          "Stopping tx queues that aren't allocated...\n");
1167                 return 0;
1168         }
1169
1170         /* Unmap DMA from host system and free skb's */
1171         for (txq_id = 0; txq_id < trans->cfg->base_params->num_of_queues;
1172              txq_id++)
1173                 iwl_tx_queue_unmap(trans, txq_id);
1174
1175         return 0;
1176 }
1177
1178 static void iwl_trans_pcie_stop_device(struct iwl_trans *trans)
1179 {
1180         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1181         unsigned long flags;
1182
1183         /* tell the device to stop sending interrupts */
1184         spin_lock_irqsave(&trans_pcie->irq_lock, flags);
1185         iwl_disable_interrupts(trans);
1186         spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
1187
1188         /* device going down, Stop using ICT table */
1189         iwl_disable_ict(trans);
1190
1191         /*
1192          * If a HW restart happens during firmware loading,
1193          * then the firmware loading might call this function
1194          * and later it might be called again due to the
1195          * restart. So don't process again if the device is
1196          * already dead.
1197          */
1198         if (test_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status)) {
1199                 iwl_trans_tx_stop(trans);
1200                 iwl_trans_rx_stop(trans);
1201
1202                 /* Power-down device's busmaster DMA clocks */
1203                 iwl_write_prph(trans, APMG_CLK_DIS_REG,
1204                                APMG_CLK_VAL_DMA_CLK_RQT);
1205                 udelay(5);
1206         }
1207
1208         /* Make sure (redundant) we've released our request to stay awake */
1209         iwl_clear_bit(trans, CSR_GP_CNTRL,
1210                       CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
1211
1212         /* Stop the device, and put it in low power state */
1213         iwl_apm_stop(trans);
1214
1215         /* Upon stop, the APM issues an interrupt if HW RF kill is set.
1216          * Clean again the interrupt here
1217          */
1218         spin_lock_irqsave(&trans_pcie->irq_lock, flags);
1219         iwl_disable_interrupts(trans);
1220         spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
1221
1222         iwl_enable_rfkill_int(trans);
1223
1224         /* wait to make sure we flush pending tasklet*/
1225         synchronize_irq(trans_pcie->irq);
1226         tasklet_kill(&trans_pcie->irq_tasklet);
1227
1228         cancel_work_sync(&trans_pcie->rx_replenish);
1229
1230         /* stop and reset the on-board processor */
1231         iwl_write32(trans, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
1232
1233         /* clear all status bits */
1234         clear_bit(STATUS_HCMD_ACTIVE, &trans_pcie->status);
1235         clear_bit(STATUS_INT_ENABLED, &trans_pcie->status);
1236         clear_bit(STATUS_DEVICE_ENABLED, &trans_pcie->status);
1237         clear_bit(STATUS_TPOWER_PMI, &trans_pcie->status);
1238 }
1239
1240 static void iwl_trans_pcie_wowlan_suspend(struct iwl_trans *trans)
1241 {
1242         /* let the ucode operate on its own */
1243         iwl_write32(trans, CSR_UCODE_DRV_GP1_SET,
1244                     CSR_UCODE_DRV_GP1_BIT_D3_CFG_COMPLETE);
1245
1246         iwl_disable_interrupts(trans);
1247         iwl_clear_bit(trans, CSR_GP_CNTRL,
1248                       CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
1249 }
1250
1251 static int iwl_trans_pcie_tx(struct iwl_trans *trans, struct sk_buff *skb,
1252                              struct iwl_device_cmd *dev_cmd, int txq_id)
1253 {
1254         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1255         struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
1256         struct iwl_tx_cmd *tx_cmd = (struct iwl_tx_cmd *) dev_cmd->payload;
1257         struct iwl_cmd_meta *out_meta;
1258         struct iwl_tx_queue *txq;
1259         struct iwl_queue *q;
1260         dma_addr_t phys_addr = 0;
1261         dma_addr_t txcmd_phys;
1262         dma_addr_t scratch_phys;
1263         u16 len, firstlen, secondlen;
1264         u8 wait_write_ptr = 0;
1265         __le16 fc = hdr->frame_control;
1266         u8 hdr_len = ieee80211_hdrlen(fc);
1267         u16 __maybe_unused wifi_seq;
1268
1269         txq = &trans_pcie->txq[txq_id];
1270         q = &txq->q;
1271
1272         if (unlikely(!test_bit(txq_id, trans_pcie->queue_used))) {
1273                 WARN_ON_ONCE(1);
1274                 return -EINVAL;
1275         }
1276
1277         spin_lock(&txq->lock);
1278
1279         /* In AGG mode, the index in the ring must correspond to the WiFi
1280          * sequence number. This is a HW requirements to help the SCD to parse
1281          * the BA.
1282          * Check here that the packets are in the right place on the ring.
1283          */
1284 #ifdef CONFIG_IWLWIFI_DEBUG
1285         wifi_seq = SEQ_TO_SN(le16_to_cpu(hdr->seq_ctrl));
1286         WARN_ONCE((iwl_read_prph(trans, SCD_AGGR_SEL) & BIT(txq_id)) &&
1287                   ((wifi_seq & 0xff) != q->write_ptr),
1288                   "Q: %d WiFi Seq %d tfdNum %d",
1289                   txq_id, wifi_seq, q->write_ptr);
1290 #endif
1291
1292         /* Set up driver data for this TFD */
1293         txq->entries[q->write_ptr].skb = skb;
1294         txq->entries[q->write_ptr].cmd = dev_cmd;
1295
1296         dev_cmd->hdr.cmd = REPLY_TX;
1297         dev_cmd->hdr.sequence =
1298                 cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
1299                             INDEX_TO_SEQ(q->write_ptr)));
1300
1301         /* Set up first empty entry in queue's array of Tx/cmd buffers */
1302         out_meta = &txq->entries[q->write_ptr].meta;
1303
1304         /*
1305          * Use the first empty entry in this queue's command buffer array
1306          * to contain the Tx command and MAC header concatenated together
1307          * (payload data will be in another buffer).
1308          * Size of this varies, due to varying MAC header length.
1309          * If end is not dword aligned, we'll have 2 extra bytes at the end
1310          * of the MAC header (device reads on dword boundaries).
1311          * We'll tell device about this padding later.
1312          */
1313         len = sizeof(struct iwl_tx_cmd) +
1314                 sizeof(struct iwl_cmd_header) + hdr_len;
1315         firstlen = (len + 3) & ~3;
1316
1317         /* Tell NIC about any 2-byte padding after MAC header */
1318         if (firstlen != len)
1319                 tx_cmd->tx_flags |= TX_CMD_FLG_MH_PAD_MSK;
1320
1321         /* Physical address of this Tx command's header (not MAC header!),
1322          * within command buffer array. */
1323         txcmd_phys = dma_map_single(trans->dev,
1324                                     &dev_cmd->hdr, firstlen,
1325                                     DMA_BIDIRECTIONAL);
1326         if (unlikely(dma_mapping_error(trans->dev, txcmd_phys)))
1327                 goto out_err;
1328         dma_unmap_addr_set(out_meta, mapping, txcmd_phys);
1329         dma_unmap_len_set(out_meta, len, firstlen);
1330
1331         if (!ieee80211_has_morefrags(fc)) {
1332                 txq->need_update = 1;
1333         } else {
1334                 wait_write_ptr = 1;
1335                 txq->need_update = 0;
1336         }
1337
1338         /* Set up TFD's 2nd entry to point directly to remainder of skb,
1339          * if any (802.11 null frames have no payload). */
1340         secondlen = skb->len - hdr_len;
1341         if (secondlen > 0) {
1342                 phys_addr = dma_map_single(trans->dev, skb->data + hdr_len,
1343                                            secondlen, DMA_TO_DEVICE);
1344                 if (unlikely(dma_mapping_error(trans->dev, phys_addr))) {
1345                         dma_unmap_single(trans->dev,
1346                                          dma_unmap_addr(out_meta, mapping),
1347                                          dma_unmap_len(out_meta, len),
1348                                          DMA_BIDIRECTIONAL);
1349                         goto out_err;
1350                 }
1351         }
1352
1353         /* Attach buffers to TFD */
1354         iwlagn_txq_attach_buf_to_tfd(trans, txq, txcmd_phys, firstlen, 1);
1355         if (secondlen > 0)
1356                 iwlagn_txq_attach_buf_to_tfd(trans, txq, phys_addr,
1357                                              secondlen, 0);
1358
1359         scratch_phys = txcmd_phys + sizeof(struct iwl_cmd_header) +
1360                                 offsetof(struct iwl_tx_cmd, scratch);
1361
1362         /* take back ownership of DMA buffer to enable update */
1363         dma_sync_single_for_cpu(trans->dev, txcmd_phys, firstlen,
1364                                 DMA_BIDIRECTIONAL);
1365         tx_cmd->dram_lsb_ptr = cpu_to_le32(scratch_phys);
1366         tx_cmd->dram_msb_ptr = iwl_get_dma_hi_addr(scratch_phys);
1367
1368         IWL_DEBUG_TX(trans, "sequence nr = 0X%x\n",
1369                      le16_to_cpu(dev_cmd->hdr.sequence));
1370         IWL_DEBUG_TX(trans, "tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags));
1371
1372         /* Set up entry for this TFD in Tx byte-count array */
1373         iwl_trans_txq_update_byte_cnt_tbl(trans, txq, le16_to_cpu(tx_cmd->len));
1374
1375         dma_sync_single_for_device(trans->dev, txcmd_phys, firstlen,
1376                                    DMA_BIDIRECTIONAL);
1377
1378         trace_iwlwifi_dev_tx(trans->dev,
1379                              &txq->tfds[txq->q.write_ptr],
1380                              sizeof(struct iwl_tfd),
1381                              &dev_cmd->hdr, firstlen,
1382                              skb->data + hdr_len, secondlen);
1383
1384         /* start timer if queue currently empty */
1385         if (txq->need_update && q->read_ptr == q->write_ptr &&
1386             trans_pcie->wd_timeout)
1387                 mod_timer(&txq->stuck_timer, jiffies + trans_pcie->wd_timeout);
1388
1389         /* Tell device the write index *just past* this latest filled TFD */
1390         q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
1391         iwl_txq_update_write_ptr(trans, txq);
1392
1393         /*
1394          * At this point the frame is "transmitted" successfully
1395          * and we will get a TX status notification eventually,
1396          * regardless of the value of ret. "ret" only indicates
1397          * whether or not we should update the write pointer.
1398          */
1399         if (iwl_queue_space(q) < q->high_mark) {
1400                 if (wait_write_ptr) {
1401                         txq->need_update = 1;
1402                         iwl_txq_update_write_ptr(trans, txq);
1403                 } else {
1404                         iwl_stop_queue(trans, txq);
1405                 }
1406         }
1407         spin_unlock(&txq->lock);
1408         return 0;
1409  out_err:
1410         spin_unlock(&txq->lock);
1411         return -1;
1412 }
1413
1414 static int iwl_trans_pcie_start_hw(struct iwl_trans *trans)
1415 {
1416         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1417         int err;
1418         bool hw_rfkill;
1419
1420         trans_pcie->inta_mask = CSR_INI_SET_MASK;
1421
1422         if (!trans_pcie->irq_requested) {
1423                 tasklet_init(&trans_pcie->irq_tasklet, (void (*)(unsigned long))
1424                         iwl_irq_tasklet, (unsigned long)trans);
1425
1426                 iwl_alloc_isr_ict(trans);
1427
1428                 err = request_irq(trans_pcie->irq, iwl_isr_ict, IRQF_SHARED,
1429                                   DRV_NAME, trans);
1430                 if (err) {
1431                         IWL_ERR(trans, "Error allocating IRQ %d\n",
1432                                 trans_pcie->irq);
1433                         goto error;
1434                 }
1435
1436                 INIT_WORK(&trans_pcie->rx_replenish, iwl_bg_rx_replenish);
1437                 trans_pcie->irq_requested = true;
1438         }
1439
1440         err = iwl_prepare_card_hw(trans);
1441         if (err) {
1442                 IWL_ERR(trans, "Error while preparing HW: %d\n", err);
1443                 goto err_free_irq;
1444         }
1445
1446         iwl_apm_init(trans);
1447
1448         /* From now on, the op_mode will be kept updated about RF kill state */
1449         iwl_enable_rfkill_int(trans);
1450
1451         hw_rfkill = iwl_is_rfkill_set(trans);
1452         iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill);
1453
1454         return err;
1455
1456 err_free_irq:
1457         trans_pcie->irq_requested = false;
1458         free_irq(trans_pcie->irq, trans);
1459 error:
1460         iwl_free_isr_ict(trans);
1461         tasklet_kill(&trans_pcie->irq_tasklet);
1462         return err;
1463 }
1464
1465 static void iwl_trans_pcie_stop_hw(struct iwl_trans *trans,
1466                                    bool op_mode_leaving)
1467 {
1468         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1469         bool hw_rfkill;
1470         unsigned long flags;
1471
1472         spin_lock_irqsave(&trans_pcie->irq_lock, flags);
1473         iwl_disable_interrupts(trans);
1474         spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
1475
1476         iwl_apm_stop(trans);
1477
1478         spin_lock_irqsave(&trans_pcie->irq_lock, flags);
1479         iwl_disable_interrupts(trans);
1480         spin_unlock_irqrestore(&trans_pcie->irq_lock, flags);
1481
1482         if (!op_mode_leaving) {
1483                 /*
1484                  * Even if we stop the HW, we still want the RF kill
1485                  * interrupt
1486                  */
1487                 iwl_enable_rfkill_int(trans);
1488
1489                 /*
1490                  * Check again since the RF kill state may have changed while
1491                  * all the interrupts were disabled, in this case we couldn't
1492                  * receive the RF kill interrupt and update the state in the
1493                  * op_mode.
1494                  */
1495                 hw_rfkill = iwl_is_rfkill_set(trans);
1496                 iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill);
1497         }
1498 }
1499
1500 static void iwl_trans_pcie_reclaim(struct iwl_trans *trans, int txq_id, int ssn,
1501                                    struct sk_buff_head *skbs)
1502 {
1503         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1504         struct iwl_tx_queue *txq = &trans_pcie->txq[txq_id];
1505         /* n_bd is usually 256 => n_bd - 1 = 0xff */
1506         int tfd_num = ssn & (txq->q.n_bd - 1);
1507         int freed = 0;
1508
1509         spin_lock(&txq->lock);
1510
1511         if (txq->q.read_ptr != tfd_num) {
1512                 IWL_DEBUG_TX_REPLY(trans, "[Q %d] %d -> %d (%d)\n",
1513                                    txq_id, txq->q.read_ptr, tfd_num, ssn);
1514                 freed = iwl_tx_queue_reclaim(trans, txq_id, tfd_num, skbs);
1515                 if (iwl_queue_space(&txq->q) > txq->q.low_mark)
1516                         iwl_wake_queue(trans, txq);
1517         }
1518
1519         spin_unlock(&txq->lock);
1520 }
1521
1522 static void iwl_trans_pcie_write8(struct iwl_trans *trans, u32 ofs, u8 val)
1523 {
1524         writeb(val, IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs);
1525 }
1526
1527 static void iwl_trans_pcie_write32(struct iwl_trans *trans, u32 ofs, u32 val)
1528 {
1529         writel(val, IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs);
1530 }
1531
1532 static u32 iwl_trans_pcie_read32(struct iwl_trans *trans, u32 ofs)
1533 {
1534         return readl(IWL_TRANS_GET_PCIE_TRANS(trans)->hw_base + ofs);
1535 }
1536
1537 static void iwl_trans_pcie_configure(struct iwl_trans *trans,
1538                                      const struct iwl_trans_config *trans_cfg)
1539 {
1540         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1541
1542         trans_pcie->cmd_queue = trans_cfg->cmd_queue;
1543         trans_pcie->cmd_fifo = trans_cfg->cmd_fifo;
1544         if (WARN_ON(trans_cfg->n_no_reclaim_cmds > MAX_NO_RECLAIM_CMDS))
1545                 trans_pcie->n_no_reclaim_cmds = 0;
1546         else
1547                 trans_pcie->n_no_reclaim_cmds = trans_cfg->n_no_reclaim_cmds;
1548         if (trans_pcie->n_no_reclaim_cmds)
1549                 memcpy(trans_pcie->no_reclaim_cmds, trans_cfg->no_reclaim_cmds,
1550                        trans_pcie->n_no_reclaim_cmds * sizeof(u8));
1551
1552         trans_pcie->rx_buf_size_8k = trans_cfg->rx_buf_size_8k;
1553         if (trans_pcie->rx_buf_size_8k)
1554                 trans_pcie->rx_page_order = get_order(8 * 1024);
1555         else
1556                 trans_pcie->rx_page_order = get_order(4 * 1024);
1557
1558         trans_pcie->wd_timeout =
1559                 msecs_to_jiffies(trans_cfg->queue_watchdog_timeout);
1560
1561         trans_pcie->command_names = trans_cfg->command_names;
1562 }
1563
1564 void iwl_trans_pcie_free(struct iwl_trans *trans)
1565 {
1566         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1567
1568         iwl_trans_pcie_tx_free(trans);
1569         iwl_trans_pcie_rx_free(trans);
1570
1571         if (trans_pcie->irq_requested == true) {
1572                 free_irq(trans_pcie->irq, trans);
1573                 iwl_free_isr_ict(trans);
1574         }
1575
1576         pci_disable_msi(trans_pcie->pci_dev);
1577         iounmap(trans_pcie->hw_base);
1578         pci_release_regions(trans_pcie->pci_dev);
1579         pci_disable_device(trans_pcie->pci_dev);
1580         kmem_cache_destroy(trans->dev_cmd_pool);
1581
1582         kfree(trans);
1583 }
1584
1585 static void iwl_trans_pcie_set_pmi(struct iwl_trans *trans, bool state)
1586 {
1587         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1588
1589         if (state)
1590                 set_bit(STATUS_TPOWER_PMI, &trans_pcie->status);
1591         else
1592                 clear_bit(STATUS_TPOWER_PMI, &trans_pcie->status);
1593 }
1594
1595 #ifdef CONFIG_PM_SLEEP
1596 static int iwl_trans_pcie_suspend(struct iwl_trans *trans)
1597 {
1598         return 0;
1599 }
1600
1601 static int iwl_trans_pcie_resume(struct iwl_trans *trans)
1602 {
1603         bool hw_rfkill;
1604
1605         iwl_enable_rfkill_int(trans);
1606
1607         hw_rfkill = iwl_is_rfkill_set(trans);
1608         iwl_op_mode_hw_rf_kill(trans->op_mode, hw_rfkill);
1609
1610         if (!hw_rfkill)
1611                 iwl_enable_interrupts(trans);
1612
1613         return 0;
1614 }
1615 #endif /* CONFIG_PM_SLEEP */
1616
1617 #define IWL_FLUSH_WAIT_MS       2000
1618
1619 static int iwl_trans_pcie_wait_tx_queue_empty(struct iwl_trans *trans)
1620 {
1621         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1622         struct iwl_tx_queue *txq;
1623         struct iwl_queue *q;
1624         int cnt;
1625         unsigned long now = jiffies;
1626         int ret = 0;
1627
1628         /* waiting for all the tx frames complete might take a while */
1629         for (cnt = 0; cnt < trans->cfg->base_params->num_of_queues; cnt++) {
1630                 if (cnt == trans_pcie->cmd_queue)
1631                         continue;
1632                 txq = &trans_pcie->txq[cnt];
1633                 q = &txq->q;
1634                 while (q->read_ptr != q->write_ptr && !time_after(jiffies,
1635                        now + msecs_to_jiffies(IWL_FLUSH_WAIT_MS)))
1636                         msleep(1);
1637
1638                 if (q->read_ptr != q->write_ptr) {
1639                         IWL_ERR(trans, "fail to flush all tx fifo queues\n");
1640                         ret = -ETIMEDOUT;
1641                         break;
1642                 }
1643         }
1644         return ret;
1645 }
1646
1647 static const char *get_fh_string(int cmd)
1648 {
1649 #define IWL_CMD(x) case x: return #x
1650         switch (cmd) {
1651         IWL_CMD(FH_RSCSR_CHNL0_STTS_WPTR_REG);
1652         IWL_CMD(FH_RSCSR_CHNL0_RBDCB_BASE_REG);
1653         IWL_CMD(FH_RSCSR_CHNL0_WPTR);
1654         IWL_CMD(FH_MEM_RCSR_CHNL0_CONFIG_REG);
1655         IWL_CMD(FH_MEM_RSSR_SHARED_CTRL_REG);
1656         IWL_CMD(FH_MEM_RSSR_RX_STATUS_REG);
1657         IWL_CMD(FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV);
1658         IWL_CMD(FH_TSSR_TX_STATUS_REG);
1659         IWL_CMD(FH_TSSR_TX_ERROR_REG);
1660         default:
1661                 return "UNKNOWN";
1662         }
1663 #undef IWL_CMD
1664 }
1665
1666 int iwl_dump_fh(struct iwl_trans *trans, char **buf)
1667 {
1668         int i;
1669         static const u32 fh_tbl[] = {
1670                 FH_RSCSR_CHNL0_STTS_WPTR_REG,
1671                 FH_RSCSR_CHNL0_RBDCB_BASE_REG,
1672                 FH_RSCSR_CHNL0_WPTR,
1673                 FH_MEM_RCSR_CHNL0_CONFIG_REG,
1674                 FH_MEM_RSSR_SHARED_CTRL_REG,
1675                 FH_MEM_RSSR_RX_STATUS_REG,
1676                 FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV,
1677                 FH_TSSR_TX_STATUS_REG,
1678                 FH_TSSR_TX_ERROR_REG
1679         };
1680
1681 #ifdef CONFIG_IWLWIFI_DEBUGFS
1682         if (buf) {
1683                 int pos = 0;
1684                 size_t bufsz = ARRAY_SIZE(fh_tbl) * 48 + 40;
1685
1686                 *buf = kmalloc(bufsz, GFP_KERNEL);
1687                 if (!*buf)
1688                         return -ENOMEM;
1689
1690                 pos += scnprintf(*buf + pos, bufsz - pos,
1691                                 "FH register values:\n");
1692
1693                 for (i = 0; i < ARRAY_SIZE(fh_tbl); i++)
1694                         pos += scnprintf(*buf + pos, bufsz - pos,
1695                                 "  %34s: 0X%08x\n",
1696                                 get_fh_string(fh_tbl[i]),
1697                                 iwl_read_direct32(trans, fh_tbl[i]));
1698
1699                 return pos;
1700         }
1701 #endif
1702
1703         IWL_ERR(trans, "FH register values:\n");
1704         for (i = 0; i <  ARRAY_SIZE(fh_tbl); i++)
1705                 IWL_ERR(trans, "  %34s: 0X%08x\n",
1706                         get_fh_string(fh_tbl[i]),
1707                         iwl_read_direct32(trans, fh_tbl[i]));
1708
1709         return 0;
1710 }
1711
1712 static const char *get_csr_string(int cmd)
1713 {
1714 #define IWL_CMD(x) case x: return #x
1715         switch (cmd) {
1716         IWL_CMD(CSR_HW_IF_CONFIG_REG);
1717         IWL_CMD(CSR_INT_COALESCING);
1718         IWL_CMD(CSR_INT);
1719         IWL_CMD(CSR_INT_MASK);
1720         IWL_CMD(CSR_FH_INT_STATUS);
1721         IWL_CMD(CSR_GPIO_IN);
1722         IWL_CMD(CSR_RESET);
1723         IWL_CMD(CSR_GP_CNTRL);
1724         IWL_CMD(CSR_HW_REV);
1725         IWL_CMD(CSR_EEPROM_REG);
1726         IWL_CMD(CSR_EEPROM_GP);
1727         IWL_CMD(CSR_OTP_GP_REG);
1728         IWL_CMD(CSR_GIO_REG);
1729         IWL_CMD(CSR_GP_UCODE_REG);
1730         IWL_CMD(CSR_GP_DRIVER_REG);
1731         IWL_CMD(CSR_UCODE_DRV_GP1);
1732         IWL_CMD(CSR_UCODE_DRV_GP2);
1733         IWL_CMD(CSR_LED_REG);
1734         IWL_CMD(CSR_DRAM_INT_TBL_REG);
1735         IWL_CMD(CSR_GIO_CHICKEN_BITS);
1736         IWL_CMD(CSR_ANA_PLL_CFG);
1737         IWL_CMD(CSR_HW_REV_WA_REG);
1738         IWL_CMD(CSR_DBG_HPET_MEM_REG);
1739         default:
1740                 return "UNKNOWN";
1741         }
1742 #undef IWL_CMD
1743 }
1744
1745 void iwl_dump_csr(struct iwl_trans *trans)
1746 {
1747         int i;
1748         static const u32 csr_tbl[] = {
1749                 CSR_HW_IF_CONFIG_REG,
1750                 CSR_INT_COALESCING,
1751                 CSR_INT,
1752                 CSR_INT_MASK,
1753                 CSR_FH_INT_STATUS,
1754                 CSR_GPIO_IN,
1755                 CSR_RESET,
1756                 CSR_GP_CNTRL,
1757                 CSR_HW_REV,
1758                 CSR_EEPROM_REG,
1759                 CSR_EEPROM_GP,
1760                 CSR_OTP_GP_REG,
1761                 CSR_GIO_REG,
1762                 CSR_GP_UCODE_REG,
1763                 CSR_GP_DRIVER_REG,
1764                 CSR_UCODE_DRV_GP1,
1765                 CSR_UCODE_DRV_GP2,
1766                 CSR_LED_REG,
1767                 CSR_DRAM_INT_TBL_REG,
1768                 CSR_GIO_CHICKEN_BITS,
1769                 CSR_ANA_PLL_CFG,
1770                 CSR_HW_REV_WA_REG,
1771                 CSR_DBG_HPET_MEM_REG
1772         };
1773         IWL_ERR(trans, "CSR values:\n");
1774         IWL_ERR(trans, "(2nd byte of CSR_INT_COALESCING is "
1775                 "CSR_INT_PERIODIC_REG)\n");
1776         for (i = 0; i <  ARRAY_SIZE(csr_tbl); i++) {
1777                 IWL_ERR(trans, "  %25s: 0X%08x\n",
1778                         get_csr_string(csr_tbl[i]),
1779                         iwl_read32(trans, csr_tbl[i]));
1780         }
1781 }
1782
1783 #ifdef CONFIG_IWLWIFI_DEBUGFS
1784 /* create and remove of files */
1785 #define DEBUGFS_ADD_FILE(name, parent, mode) do {                       \
1786         if (!debugfs_create_file(#name, mode, parent, trans,            \
1787                                  &iwl_dbgfs_##name##_ops))              \
1788                 goto err;                                               \
1789 } while (0)
1790
1791 /* file operation */
1792 #define DEBUGFS_READ_FUNC(name)                                         \
1793 static ssize_t iwl_dbgfs_##name##_read(struct file *file,               \
1794                                         char __user *user_buf,          \
1795                                         size_t count, loff_t *ppos);
1796
1797 #define DEBUGFS_WRITE_FUNC(name)                                        \
1798 static ssize_t iwl_dbgfs_##name##_write(struct file *file,              \
1799                                         const char __user *user_buf,    \
1800                                         size_t count, loff_t *ppos);
1801
1802
1803 #define DEBUGFS_READ_FILE_OPS(name)                                     \
1804         DEBUGFS_READ_FUNC(name);                                        \
1805 static const struct file_operations iwl_dbgfs_##name##_ops = {          \
1806         .read = iwl_dbgfs_##name##_read,                                \
1807         .open = simple_open,                                            \
1808         .llseek = generic_file_llseek,                                  \
1809 };
1810
1811 #define DEBUGFS_WRITE_FILE_OPS(name)                                    \
1812         DEBUGFS_WRITE_FUNC(name);                                       \
1813 static const struct file_operations iwl_dbgfs_##name##_ops = {          \
1814         .write = iwl_dbgfs_##name##_write,                              \
1815         .open = simple_open,                                            \
1816         .llseek = generic_file_llseek,                                  \
1817 };
1818
1819 #define DEBUGFS_READ_WRITE_FILE_OPS(name)                               \
1820         DEBUGFS_READ_FUNC(name);                                        \
1821         DEBUGFS_WRITE_FUNC(name);                                       \
1822 static const struct file_operations iwl_dbgfs_##name##_ops = {          \
1823         .write = iwl_dbgfs_##name##_write,                              \
1824         .read = iwl_dbgfs_##name##_read,                                \
1825         .open = simple_open,                                            \
1826         .llseek = generic_file_llseek,                                  \
1827 };
1828
1829 static ssize_t iwl_dbgfs_tx_queue_read(struct file *file,
1830                                        char __user *user_buf,
1831                                        size_t count, loff_t *ppos)
1832 {
1833         struct iwl_trans *trans = file->private_data;
1834         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1835         struct iwl_tx_queue *txq;
1836         struct iwl_queue *q;
1837         char *buf;
1838         int pos = 0;
1839         int cnt;
1840         int ret;
1841         size_t bufsz;
1842
1843         bufsz = sizeof(char) * 64 * trans->cfg->base_params->num_of_queues;
1844
1845         if (!trans_pcie->txq)
1846                 return -EAGAIN;
1847
1848         buf = kzalloc(bufsz, GFP_KERNEL);
1849         if (!buf)
1850                 return -ENOMEM;
1851
1852         for (cnt = 0; cnt < trans->cfg->base_params->num_of_queues; cnt++) {
1853                 txq = &trans_pcie->txq[cnt];
1854                 q = &txq->q;
1855                 pos += scnprintf(buf + pos, bufsz - pos,
1856                                 "hwq %.2d: read=%u write=%u use=%d stop=%d\n",
1857                                 cnt, q->read_ptr, q->write_ptr,
1858                                 !!test_bit(cnt, trans_pcie->queue_used),
1859                                 !!test_bit(cnt, trans_pcie->queue_stopped));
1860         }
1861         ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos);
1862         kfree(buf);
1863         return ret;
1864 }
1865
1866 static ssize_t iwl_dbgfs_rx_queue_read(struct file *file,
1867                                        char __user *user_buf,
1868                                        size_t count, loff_t *ppos)
1869 {
1870         struct iwl_trans *trans = file->private_data;
1871         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1872         struct iwl_rx_queue *rxq = &trans_pcie->rxq;
1873         char buf[256];
1874         int pos = 0;
1875         const size_t bufsz = sizeof(buf);
1876
1877         pos += scnprintf(buf + pos, bufsz - pos, "read: %u\n",
1878                                                 rxq->read);
1879         pos += scnprintf(buf + pos, bufsz - pos, "write: %u\n",
1880                                                 rxq->write);
1881         pos += scnprintf(buf + pos, bufsz - pos, "free_count: %u\n",
1882                                                 rxq->free_count);
1883         if (rxq->rb_stts) {
1884                 pos += scnprintf(buf + pos, bufsz - pos, "closed_rb_num: %u\n",
1885                          le16_to_cpu(rxq->rb_stts->closed_rb_num) &  0x0FFF);
1886         } else {
1887                 pos += scnprintf(buf + pos, bufsz - pos,
1888                                         "closed_rb_num: Not Allocated\n");
1889         }
1890         return simple_read_from_buffer(user_buf, count, ppos, buf, pos);
1891 }
1892
1893 static ssize_t iwl_dbgfs_interrupt_read(struct file *file,
1894                                         char __user *user_buf,
1895                                         size_t count, loff_t *ppos)
1896 {
1897         struct iwl_trans *trans = file->private_data;
1898         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1899         struct isr_statistics *isr_stats = &trans_pcie->isr_stats;
1900
1901         int pos = 0;
1902         char *buf;
1903         int bufsz = 24 * 64; /* 24 items * 64 char per item */
1904         ssize_t ret;
1905
1906         buf = kzalloc(bufsz, GFP_KERNEL);
1907         if (!buf)
1908                 return -ENOMEM;
1909
1910         pos += scnprintf(buf + pos, bufsz - pos,
1911                         "Interrupt Statistics Report:\n");
1912
1913         pos += scnprintf(buf + pos, bufsz - pos, "HW Error:\t\t\t %u\n",
1914                 isr_stats->hw);
1915         pos += scnprintf(buf + pos, bufsz - pos, "SW Error:\t\t\t %u\n",
1916                 isr_stats->sw);
1917         if (isr_stats->sw || isr_stats->hw) {
1918                 pos += scnprintf(buf + pos, bufsz - pos,
1919                         "\tLast Restarting Code:  0x%X\n",
1920                         isr_stats->err_code);
1921         }
1922 #ifdef CONFIG_IWLWIFI_DEBUG
1923         pos += scnprintf(buf + pos, bufsz - pos, "Frame transmitted:\t\t %u\n",
1924                 isr_stats->sch);
1925         pos += scnprintf(buf + pos, bufsz - pos, "Alive interrupt:\t\t %u\n",
1926                 isr_stats->alive);
1927 #endif
1928         pos += scnprintf(buf + pos, bufsz - pos,
1929                 "HW RF KILL switch toggled:\t %u\n", isr_stats->rfkill);
1930
1931         pos += scnprintf(buf + pos, bufsz - pos, "CT KILL:\t\t\t %u\n",
1932                 isr_stats->ctkill);
1933
1934         pos += scnprintf(buf + pos, bufsz - pos, "Wakeup Interrupt:\t\t %u\n",
1935                 isr_stats->wakeup);
1936
1937         pos += scnprintf(buf + pos, bufsz - pos,
1938                 "Rx command responses:\t\t %u\n", isr_stats->rx);
1939
1940         pos += scnprintf(buf + pos, bufsz - pos, "Tx/FH interrupt:\t\t %u\n",
1941                 isr_stats->tx);
1942
1943         pos += scnprintf(buf + pos, bufsz - pos, "Unexpected INTA:\t\t %u\n",
1944                 isr_stats->unhandled);
1945
1946         ret = simple_read_from_buffer(user_buf, count, ppos, buf, pos);
1947         kfree(buf);
1948         return ret;
1949 }
1950
1951 static ssize_t iwl_dbgfs_interrupt_write(struct file *file,
1952                                          const char __user *user_buf,
1953                                          size_t count, loff_t *ppos)
1954 {
1955         struct iwl_trans *trans = file->private_data;
1956         struct iwl_trans_pcie *trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
1957         struct isr_statistics *isr_stats = &trans_pcie->isr_stats;
1958
1959         char buf[8];
1960         int buf_size;
1961         u32 reset_flag;
1962
1963         memset(buf, 0, sizeof(buf));
1964         buf_size = min(count, sizeof(buf) -  1);
1965         if (copy_from_user(buf, user_buf, buf_size))
1966                 return -EFAULT;
1967         if (sscanf(buf, "%x", &reset_flag) != 1)
1968                 return -EFAULT;
1969         if (reset_flag == 0)
1970                 memset(isr_stats, 0, sizeof(*isr_stats));
1971
1972         return count;
1973 }
1974
1975 static ssize_t iwl_dbgfs_csr_write(struct file *file,
1976                                    const char __user *user_buf,
1977                                    size_t count, loff_t *ppos)
1978 {
1979         struct iwl_trans *trans = file->private_data;
1980         char buf[8];
1981         int buf_size;
1982         int csr;
1983
1984         memset(buf, 0, sizeof(buf));
1985         buf_size = min(count, sizeof(buf) -  1);
1986         if (copy_from_user(buf, user_buf, buf_size))
1987                 return -EFAULT;
1988         if (sscanf(buf, "%d", &csr) != 1)
1989                 return -EFAULT;
1990
1991         iwl_dump_csr(trans);
1992
1993         return count;
1994 }
1995
1996 static ssize_t iwl_dbgfs_fh_reg_read(struct file *file,
1997                                      char __user *user_buf,
1998                                      size_t count, loff_t *ppos)
1999 {
2000         struct iwl_trans *trans = file->private_data;
2001         char *buf = NULL;
2002         int pos = 0;
2003         ssize_t ret = -EFAULT;
2004
2005         ret = pos = iwl_dump_fh(trans, &buf);
2006         if (buf) {
2007                 ret = simple_read_from_buffer(user_buf,
2008                                               count, ppos, buf, pos);
2009                 kfree(buf);
2010         }
2011
2012         return ret;
2013 }
2014
2015 static ssize_t iwl_dbgfs_fw_restart_write(struct file *file,
2016                                           const char __user *user_buf,
2017                                           size_t count, loff_t *ppos)
2018 {
2019         struct iwl_trans *trans = file->private_data;
2020
2021         if (!trans->op_mode)
2022                 return -EAGAIN;
2023
2024         local_bh_disable();
2025         iwl_op_mode_nic_error(trans->op_mode);
2026         local_bh_enable();
2027
2028         return count;
2029 }
2030
2031 DEBUGFS_READ_WRITE_FILE_OPS(interrupt);
2032 DEBUGFS_READ_FILE_OPS(fh_reg);
2033 DEBUGFS_READ_FILE_OPS(rx_queue);
2034 DEBUGFS_READ_FILE_OPS(tx_queue);
2035 DEBUGFS_WRITE_FILE_OPS(csr);
2036 DEBUGFS_WRITE_FILE_OPS(fw_restart);
2037
2038 /*
2039  * Create the debugfs files and directories
2040  *
2041  */
2042 static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans,
2043                                          struct dentry *dir)
2044 {
2045         DEBUGFS_ADD_FILE(rx_queue, dir, S_IRUSR);
2046         DEBUGFS_ADD_FILE(tx_queue, dir, S_IRUSR);
2047         DEBUGFS_ADD_FILE(interrupt, dir, S_IWUSR | S_IRUSR);
2048         DEBUGFS_ADD_FILE(csr, dir, S_IWUSR);
2049         DEBUGFS_ADD_FILE(fh_reg, dir, S_IRUSR);
2050         DEBUGFS_ADD_FILE(fw_restart, dir, S_IWUSR);
2051         return 0;
2052
2053 err:
2054         IWL_ERR(trans, "failed to create the trans debugfs entry\n");
2055         return -ENOMEM;
2056 }
2057 #else
2058 static int iwl_trans_pcie_dbgfs_register(struct iwl_trans *trans,
2059                                          struct dentry *dir)
2060 {
2061         return 0;
2062 }
2063 #endif /*CONFIG_IWLWIFI_DEBUGFS */
2064
2065 static const struct iwl_trans_ops trans_ops_pcie = {
2066         .start_hw = iwl_trans_pcie_start_hw,
2067         .stop_hw = iwl_trans_pcie_stop_hw,
2068         .fw_alive = iwl_trans_pcie_fw_alive,
2069         .start_fw = iwl_trans_pcie_start_fw,
2070         .stop_device = iwl_trans_pcie_stop_device,
2071
2072         .wowlan_suspend = iwl_trans_pcie_wowlan_suspend,
2073
2074         .send_cmd = iwl_trans_pcie_send_cmd,
2075
2076         .tx = iwl_trans_pcie_tx,
2077         .reclaim = iwl_trans_pcie_reclaim,
2078
2079         .txq_disable = iwl_trans_pcie_txq_disable,
2080         .txq_enable = iwl_trans_pcie_txq_enable,
2081
2082         .dbgfs_register = iwl_trans_pcie_dbgfs_register,
2083
2084         .wait_tx_queue_empty = iwl_trans_pcie_wait_tx_queue_empty,
2085
2086 #ifdef CONFIG_PM_SLEEP
2087         .suspend = iwl_trans_pcie_suspend,
2088         .resume = iwl_trans_pcie_resume,
2089 #endif
2090         .write8 = iwl_trans_pcie_write8,
2091         .write32 = iwl_trans_pcie_write32,
2092         .read32 = iwl_trans_pcie_read32,
2093         .configure = iwl_trans_pcie_configure,
2094         .set_pmi = iwl_trans_pcie_set_pmi,
2095 };
2096
2097 struct iwl_trans *iwl_trans_pcie_alloc(struct pci_dev *pdev,
2098                                        const struct pci_device_id *ent,
2099                                        const struct iwl_cfg *cfg)
2100 {
2101         struct iwl_trans_pcie *trans_pcie;
2102         struct iwl_trans *trans;
2103         u16 pci_cmd;
2104         int err;
2105
2106         trans = kzalloc(sizeof(struct iwl_trans) +
2107                         sizeof(struct iwl_trans_pcie), GFP_KERNEL);
2108
2109         if (WARN_ON(!trans))
2110                 return NULL;
2111
2112         trans_pcie = IWL_TRANS_GET_PCIE_TRANS(trans);
2113
2114         trans->ops = &trans_ops_pcie;
2115         trans->cfg = cfg;
2116         trans_pcie->trans = trans;
2117         spin_lock_init(&trans_pcie->irq_lock);
2118         init_waitqueue_head(&trans_pcie->ucode_write_waitq);
2119
2120         /* W/A - seems to solve weird behavior. We need to remove this if we
2121          * don't want to stay in L1 all the time. This wastes a lot of power */
2122         pci_disable_link_state(pdev, PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |
2123                                PCIE_LINK_STATE_CLKPM);
2124
2125         if (pci_enable_device(pdev)) {
2126                 err = -ENODEV;
2127                 goto out_no_pci;
2128         }
2129
2130         pci_set_master(pdev);
2131
2132         err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
2133         if (!err)
2134                 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
2135         if (err) {
2136                 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
2137                 if (!err)
2138                         err = pci_set_consistent_dma_mask(pdev,
2139                                                           DMA_BIT_MASK(32));
2140                 /* both attempts failed: */
2141                 if (err) {
2142                         dev_printk(KERN_ERR, &pdev->dev,
2143                                    "No suitable DMA available.\n");
2144                         goto out_pci_disable_device;
2145                 }
2146         }
2147
2148         err = pci_request_regions(pdev, DRV_NAME);
2149         if (err) {
2150                 dev_printk(KERN_ERR, &pdev->dev,
2151                            "pci_request_regions failed\n");
2152                 goto out_pci_disable_device;
2153         }
2154
2155         trans_pcie->hw_base = pci_ioremap_bar(pdev, 0);
2156         if (!trans_pcie->hw_base) {
2157                 dev_printk(KERN_ERR, &pdev->dev, "pci_ioremap_bar failed\n");
2158                 err = -ENODEV;
2159                 goto out_pci_release_regions;
2160         }
2161
2162         dev_printk(KERN_INFO, &pdev->dev,
2163                    "pci_resource_len = 0x%08llx\n",
2164                    (unsigned long long) pci_resource_len(pdev, 0));
2165         dev_printk(KERN_INFO, &pdev->dev,
2166                    "pci_resource_base = %p\n", trans_pcie->hw_base);
2167
2168         dev_printk(KERN_INFO, &pdev->dev,
2169                    "HW Revision ID = 0x%X\n", pdev->revision);
2170
2171         /* We disable the RETRY_TIMEOUT register (0x41) to keep
2172          * PCI Tx retries from interfering with C3 CPU state */
2173         pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
2174
2175         err = pci_enable_msi(pdev);
2176         if (err)
2177                 dev_printk(KERN_ERR, &pdev->dev,
2178                            "pci_enable_msi failed(0X%x)\n", err);
2179
2180         trans->dev = &pdev->dev;
2181         trans_pcie->irq = pdev->irq;
2182         trans_pcie->pci_dev = pdev;
2183         trans->hw_rev = iwl_read32(trans, CSR_HW_REV);
2184         trans->hw_id = (pdev->device << 16) + pdev->subsystem_device;
2185         snprintf(trans->hw_id_str, sizeof(trans->hw_id_str),
2186                  "PCI ID: 0x%04X:0x%04X", pdev->device, pdev->subsystem_device);
2187
2188         /* TODO: Move this away, not needed if not MSI */
2189         /* enable rfkill interrupt: hw bug w/a */
2190         pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
2191         if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
2192                 pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
2193                 pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
2194         }
2195
2196         /* Initialize the wait queue for commands */
2197         init_waitqueue_head(&trans->wait_command_queue);
2198         spin_lock_init(&trans->reg_lock);
2199
2200         snprintf(trans->dev_cmd_pool_name, sizeof(trans->dev_cmd_pool_name),
2201                  "iwl_cmd_pool:%s", dev_name(trans->dev));
2202
2203         trans->dev_cmd_headroom = 0;
2204         trans->dev_cmd_pool =
2205                 kmem_cache_create(trans->dev_cmd_pool_name,
2206                                   sizeof(struct iwl_device_cmd)
2207                                   + trans->dev_cmd_headroom,
2208                                   sizeof(void *),
2209                                   SLAB_HWCACHE_ALIGN,
2210                                   NULL);
2211
2212         if (!trans->dev_cmd_pool)
2213                 goto out_pci_disable_msi;
2214
2215         return trans;
2216
2217 out_pci_disable_msi:
2218         pci_disable_msi(pdev);
2219 out_pci_release_regions:
2220         pci_release_regions(pdev);
2221 out_pci_disable_device:
2222         pci_disable_device(pdev);
2223 out_no_pci:
2224         kfree(trans);
2225         return NULL;
2226 }