]> rtime.felk.cvut.cz Git - sojka/nv-tegra/linux-3.10.git/commitdiff
projects / sojka / nv-tegra / linux-3.10.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: a815729)
arm64: tegra21: enable NA mode for GM20b GPCPLL
authorShreshtha SAHU <ssahu@nvidia.com>
Wed, 17 Jun 2015 01:22:37 +0000 (18:22 -0700)
committermobile promotions <svcmobile_promotions@nvidia.com>
Fri, 19 Jun 2015 03:21:10 +0000 (20:21 -0700)
Enable noise aware mode for GM20b GPCPLL. This allows
GPU to reach POR frequency of 998400kHz.

Bug 1651709

Change-Id: I637212159a4de4005b3835f8c90ca4fab51f28a8
Signed-off-by: Shreshtha SAHU <ssahu@nvidia.com>
Reviewed-on: http://git-master/r/758852
(cherry picked from commit 5477b367314a2bcb848ff1410cbccf9bf2b899d5)
Reviewed-on: http://git-master/r/759194
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
arch/arm64/configs/tegra21_defconfig patch | blob | history

diff --git a/arch/arm64/configs/tegra21_defconfig b/arch/arm64/configs/tegra21_defconfig
index aa5ac77a64651273b630313acb183f896905487a..3f00cea80793cfaf2019b5c1bbaf4b96c89a6115 100644 (file)
--- a/arch/arm64/configs/tegra21_defconfig
+++ b/arch/arm64/configs/tegra21_defconfig
@@ -31,6 +31,7 @@ CONFIG_DEVFREQ_GOV_WMARK_ACTIVE=y
 CONFIG_TEGRA_FIQ_DEBUGGER=y
 CONFIG_TEGRA_PTM=y
 CONFIG_TEGRA_EMC_SCALING_ENABLE=y
+CONFIG_TEGRA_USE_NA_GPCPLL=y
 CONFIG_TEGRA_CLOCK_DEBUG_WRITE=y
 CONFIG_TEGRA_GADGET_BOOST_CPU_FREQ=1400
 CONFIG_TEGRA_DYNAMIC_PWRDET=y