1 #ifndef _UAPI_LINUX_FB_H
2 #define _UAPI_LINUX_FB_H
4 #include <linux/types.h>
7 /* Definitions of frame buffers */
9 #define FB_MAX 32 /* sufficient for now */
13 #define FBIOGET_VSCREENINFO 0x4600
14 #define FBIOPUT_VSCREENINFO 0x4601
15 #define FBIOGET_FSCREENINFO 0x4602
16 #define FBIOGETCMAP 0x4604
17 #define FBIOPUTCMAP 0x4605
18 #define FBIOPAN_DISPLAY 0x4606
20 #define FBIO_CURSOR _IOWR('F', 0x08, struct fb_cursor)
22 /* 0x4607-0x460B are defined below */
23 /* #define FBIOGET_MONITORSPEC 0x460C */
24 /* #define FBIOPUT_MONITORSPEC 0x460D */
25 /* #define FBIOSWITCH_MONIBIT 0x460E */
26 #define FBIOGET_CON2FBMAP 0x460F
27 #define FBIOPUT_CON2FBMAP 0x4610
28 #define FBIOBLANK 0x4611 /* arg: 0 or vesa level + 1 */
29 #define FBIOGET_VBLANK _IOR('F', 0x12, struct fb_vblank)
30 #define FBIO_ALLOC 0x4613
31 #define FBIO_FREE 0x4614
32 #define FBIOGET_GLYPH 0x4615
33 #define FBIOGET_HWCINFO 0x4616
34 #define FBIOPUT_MODEINFO 0x4617
35 #define FBIOGET_DISPINFO 0x4618
36 #define FBIO_WAITFORVSYNC _IOW('F', 0x20, __u32)
38 #define FB_TYPE_PACKED_PIXELS 0 /* Packed Pixels */
39 #define FB_TYPE_PLANES 1 /* Non interleaved planes */
40 #define FB_TYPE_INTERLEAVED_PLANES 2 /* Interleaved planes */
41 #define FB_TYPE_TEXT 3 /* Text/attributes */
42 #define FB_TYPE_VGA_PLANES 4 /* EGA/VGA planes */
43 #define FB_TYPE_FOURCC 5 /* Type identified by a V4L2 FOURCC */
45 #define FB_AUX_TEXT_MDA 0 /* Monochrome text */
46 #define FB_AUX_TEXT_CGA 1 /* CGA/EGA/VGA Color text */
47 #define FB_AUX_TEXT_S3_MMIO 2 /* S3 MMIO fasttext */
48 #define FB_AUX_TEXT_MGA_STEP16 3 /* MGA Millenium I: text, attr, 14 reserved bytes */
49 #define FB_AUX_TEXT_MGA_STEP8 4 /* other MGAs: text, attr, 6 reserved bytes */
50 #define FB_AUX_TEXT_SVGA_GROUP 8 /* 8-15: SVGA tileblit compatible modes */
51 #define FB_AUX_TEXT_SVGA_MASK 7 /* lower three bits says step */
52 #define FB_AUX_TEXT_SVGA_STEP2 8 /* SVGA text mode: text, attr */
53 #define FB_AUX_TEXT_SVGA_STEP4 9 /* SVGA text mode: text, attr, 2 reserved bytes */
54 #define FB_AUX_TEXT_SVGA_STEP8 10 /* SVGA text mode: text, attr, 6 reserved bytes */
55 #define FB_AUX_TEXT_SVGA_STEP16 11 /* SVGA text mode: text, attr, 14 reserved bytes */
56 #define FB_AUX_TEXT_SVGA_LAST 15 /* reserved up to 15 */
58 #define FB_AUX_VGA_PLANES_VGA4 0 /* 16 color planes (EGA/VGA) */
59 #define FB_AUX_VGA_PLANES_CFB4 1 /* CFB4 in planes (VGA) */
60 #define FB_AUX_VGA_PLANES_CFB8 2 /* CFB8 in planes (VGA) */
62 #define FB_VISUAL_MONO01 0 /* Monochr. 1=Black 0=White */
63 #define FB_VISUAL_MONO10 1 /* Monochr. 1=White 0=Black */
64 #define FB_VISUAL_TRUECOLOR 2 /* True color */
65 #define FB_VISUAL_PSEUDOCOLOR 3 /* Pseudo color (like atari) */
66 #define FB_VISUAL_DIRECTCOLOR 4 /* Direct color */
67 #define FB_VISUAL_STATIC_PSEUDOCOLOR 5 /* Pseudo color readonly */
68 #define FB_VISUAL_FOURCC 6 /* Visual identified by a V4L2 FOURCC */
70 #define FB_ACCEL_NONE 0 /* no hardware accelerator */
71 #define FB_ACCEL_ATARIBLITT 1 /* Atari Blitter */
72 #define FB_ACCEL_AMIGABLITT 2 /* Amiga Blitter */
73 #define FB_ACCEL_S3_TRIO64 3 /* Cybervision64 (S3 Trio64) */
74 #define FB_ACCEL_NCR_77C32BLT 4 /* RetinaZ3 (NCR 77C32BLT) */
75 #define FB_ACCEL_S3_VIRGE 5 /* Cybervision64/3D (S3 ViRGE) */
76 #define FB_ACCEL_ATI_MACH64GX 6 /* ATI Mach 64GX family */
77 #define FB_ACCEL_DEC_TGA 7 /* DEC 21030 TGA */
78 #define FB_ACCEL_ATI_MACH64CT 8 /* ATI Mach 64CT family */
79 #define FB_ACCEL_ATI_MACH64VT 9 /* ATI Mach 64CT family VT class */
80 #define FB_ACCEL_ATI_MACH64GT 10 /* ATI Mach 64CT family GT class */
81 #define FB_ACCEL_SUN_CREATOR 11 /* Sun Creator/Creator3D */
82 #define FB_ACCEL_SUN_CGSIX 12 /* Sun cg6 */
83 #define FB_ACCEL_SUN_LEO 13 /* Sun leo/zx */
84 #define FB_ACCEL_IMS_TWINTURBO 14 /* IMS Twin Turbo */
85 #define FB_ACCEL_3DLABS_PERMEDIA2 15 /* 3Dlabs Permedia 2 */
86 #define FB_ACCEL_MATROX_MGA2064W 16 /* Matrox MGA2064W (Millenium) */
87 #define FB_ACCEL_MATROX_MGA1064SG 17 /* Matrox MGA1064SG (Mystique) */
88 #define FB_ACCEL_MATROX_MGA2164W 18 /* Matrox MGA2164W (Millenium II) */
89 #define FB_ACCEL_MATROX_MGA2164W_AGP 19 /* Matrox MGA2164W (Millenium II) */
90 #define FB_ACCEL_MATROX_MGAG100 20 /* Matrox G100 (Productiva G100) */
91 #define FB_ACCEL_MATROX_MGAG200 21 /* Matrox G200 (Myst, Mill, ...) */
92 #define FB_ACCEL_SUN_CG14 22 /* Sun cgfourteen */
93 #define FB_ACCEL_SUN_BWTWO 23 /* Sun bwtwo */
94 #define FB_ACCEL_SUN_CGTHREE 24 /* Sun cgthree */
95 #define FB_ACCEL_SUN_TCX 25 /* Sun tcx */
96 #define FB_ACCEL_MATROX_MGAG400 26 /* Matrox G400 */
97 #define FB_ACCEL_NV3 27 /* nVidia RIVA 128 */
98 #define FB_ACCEL_NV4 28 /* nVidia RIVA TNT */
99 #define FB_ACCEL_NV5 29 /* nVidia RIVA TNT2 */
100 #define FB_ACCEL_CT_6555x 30 /* C&T 6555x */
101 #define FB_ACCEL_3DFX_BANSHEE 31 /* 3Dfx Banshee */
102 #define FB_ACCEL_ATI_RAGE128 32 /* ATI Rage128 family */
103 #define FB_ACCEL_IGS_CYBER2000 33 /* CyberPro 2000 */
104 #define FB_ACCEL_IGS_CYBER2010 34 /* CyberPro 2010 */
105 #define FB_ACCEL_IGS_CYBER5000 35 /* CyberPro 5000 */
106 #define FB_ACCEL_SIS_GLAMOUR 36 /* SiS 300/630/540 */
107 #define FB_ACCEL_3DLABS_PERMEDIA3 37 /* 3Dlabs Permedia 3 */
108 #define FB_ACCEL_ATI_RADEON 38 /* ATI Radeon family */
109 #define FB_ACCEL_I810 39 /* Intel 810/815 */
110 #define FB_ACCEL_SIS_GLAMOUR_2 40 /* SiS 315, 650, 740 */
111 #define FB_ACCEL_SIS_XABRE 41 /* SiS 330 ("Xabre") */
112 #define FB_ACCEL_I830 42 /* Intel 830M/845G/85x/865G */
113 #define FB_ACCEL_NV_10 43 /* nVidia Arch 10 */
114 #define FB_ACCEL_NV_20 44 /* nVidia Arch 20 */
115 #define FB_ACCEL_NV_30 45 /* nVidia Arch 30 */
116 #define FB_ACCEL_NV_40 46 /* nVidia Arch 40 */
117 #define FB_ACCEL_XGI_VOLARI_V 47 /* XGI Volari V3XT, V5, V8 */
118 #define FB_ACCEL_XGI_VOLARI_Z 48 /* XGI Volari Z7 */
119 #define FB_ACCEL_OMAP1610 49 /* TI OMAP16xx */
120 #define FB_ACCEL_TRIDENT_TGUI 50 /* Trident TGUI */
121 #define FB_ACCEL_TRIDENT_3DIMAGE 51 /* Trident 3DImage */
122 #define FB_ACCEL_TRIDENT_BLADE3D 52 /* Trident Blade3D */
123 #define FB_ACCEL_TRIDENT_BLADEXP 53 /* Trident BladeXP */
124 #define FB_ACCEL_CIRRUS_ALPINE 53 /* Cirrus Logic 543x/544x/5480 */
125 #define FB_ACCEL_NEOMAGIC_NM2070 90 /* NeoMagic NM2070 */
126 #define FB_ACCEL_NEOMAGIC_NM2090 91 /* NeoMagic NM2090 */
127 #define FB_ACCEL_NEOMAGIC_NM2093 92 /* NeoMagic NM2093 */
128 #define FB_ACCEL_NEOMAGIC_NM2097 93 /* NeoMagic NM2097 */
129 #define FB_ACCEL_NEOMAGIC_NM2160 94 /* NeoMagic NM2160 */
130 #define FB_ACCEL_NEOMAGIC_NM2200 95 /* NeoMagic NM2200 */
131 #define FB_ACCEL_NEOMAGIC_NM2230 96 /* NeoMagic NM2230 */
132 #define FB_ACCEL_NEOMAGIC_NM2360 97 /* NeoMagic NM2360 */
133 #define FB_ACCEL_NEOMAGIC_NM2380 98 /* NeoMagic NM2380 */
134 #define FB_ACCEL_PXA3XX 99 /* PXA3xx */
136 #define FB_ACCEL_SAVAGE4 0x80 /* S3 Savage4 */
137 #define FB_ACCEL_SAVAGE3D 0x81 /* S3 Savage3D */
138 #define FB_ACCEL_SAVAGE3D_MV 0x82 /* S3 Savage3D-MV */
139 #define FB_ACCEL_SAVAGE2000 0x83 /* S3 Savage2000 */
140 #define FB_ACCEL_SAVAGE_MX_MV 0x84 /* S3 Savage/MX-MV */
141 #define FB_ACCEL_SAVAGE_MX 0x85 /* S3 Savage/MX */
142 #define FB_ACCEL_SAVAGE_IX_MV 0x86 /* S3 Savage/IX-MV */
143 #define FB_ACCEL_SAVAGE_IX 0x87 /* S3 Savage/IX */
144 #define FB_ACCEL_PROSAVAGE_PM 0x88 /* S3 ProSavage PM133 */
145 #define FB_ACCEL_PROSAVAGE_KM 0x89 /* S3 ProSavage KM133 */
146 #define FB_ACCEL_S3TWISTER_P 0x8a /* S3 Twister */
147 #define FB_ACCEL_S3TWISTER_K 0x8b /* S3 TwisterK */
148 #define FB_ACCEL_SUPERSAVAGE 0x8c /* S3 Supersavage */
149 #define FB_ACCEL_PROSAVAGE_DDR 0x8d /* S3 ProSavage DDR */
150 #define FB_ACCEL_PROSAVAGE_DDRK 0x8e /* S3 ProSavage DDR-K */
152 #define FB_ACCEL_PUV3_UNIGFX 0xa0 /* PKUnity-v3 Unigfx */
154 #define FB_CAP_FOURCC 0x0001 /* Device supports FOURCC-based formats */
155 #define FB_CAP_Y420_DC_30 0x0002 /* YCbCr 4:2:0 deep color 30bpp */
156 #define FB_CAP_Y420_DC_36 0x0004 /* YCbCr 4:2:0 deep color 36bpp */
157 #define FB_CAP_Y420_DC_48 0x0008 /* YCbCr 4:2:0 deep color 48bpp */
158 #define FB_CAP_DC_Y420_MASK (FB_CAP_Y420_DC_30 | \
159 FB_CAP_Y420_DC_36 | FB_CAP_Y420_DC_48)
161 #define FB_CAP_Y422_DC_30 0x0010 /* YCbCr 4:2:2 deep color 30bpp */
162 #define FB_CAP_Y422_DC_36 0x0020 /* YCbCr 4:2:2 deep color 36bpp */
163 #define FB_CAP_Y422_DC_48 0x0040 /* YCbCr 4:2:2 deep color 48bpp */
164 #define FB_CAP_DC_Y422_MASK (FB_CAP_Y422_DC_30 | \
165 FB_CAP_Y422_DC_36 | FB_CAP_Y422_DC_48)
167 #define FB_CAP_Y444_DC_30 0x0080 /* YCbCr 4:4:4 deep color 30bpp */
168 #define FB_CAP_Y444_DC_36 0x0100 /* YCbCr 4:4:4 deep color 36bpp */
169 #define FB_CAP_Y444_DC_48 0x0200 /* YCbCr 4:4:4 deep color 48bpp */
170 #define FB_CAP_DC_Y444_MASK (FB_CAP_Y444_DC_30 | \
171 FB_CAP_Y444_DC_36 | FB_CAP_Y444_DC_48)
173 #define FB_CAP_RGB_DC_30 0x0400 /* RGB 4:4:4 deep color 30bpp */
174 #define FB_CAP_RGB_DC_36 0x0800 /* RGB 4:4:4 deep color 36bpp */
175 #define FB_CAP_RGB_DC_48 0x1000 /* RGB 4:4:4 deep color 48bpp */
176 #define FB_CAP_DC_RGB_MASK (FB_CAP_RGB_DC_30 | \
177 FB_CAP_RGB_DC_36 | FB_CAP_RGB_DC_48)
179 #define FB_CAP_DC_MASK (FB_CAP_DC_Y420_MASK | FB_CAP_DC_Y422_MASK | \
180 FB_CAP_DC_Y444_MASK | FB_CAP_DC_RGB_MASK)
182 #define FB_CAP_Y422 0x2000 /* YCbCr 4:2:2 support */
183 #define FB_CAP_Y444 0x4000 /* YCbCr 4:4:4 support */
184 #define FB_CAP_HDR 0x8000 /* Device supports HDR*/
187 #define FB_COL_XVYCC601 0x1
188 #define FB_COL_XVYCC709 0x2
189 #define FB_COL_SYCC601 0x4
190 #define FB_COL_ADOBE_YCC601 0x8
191 #define FB_COL_ADOBE_RGB 0x10
192 #define FB_COL_BT2020_CYCC 0x20
193 #define FB_COL_BT2020_YCC 0x40
194 #define FB_COL_BT2020_RGB 0x80
196 struct fb_fix_screeninfo {
197 char id[16]; /* identification string eg "TT Builtin" */
198 unsigned long smem_start; /* Start of frame buffer mem */
199 /* (physical address) */
200 __u32 smem_len; /* Length of frame buffer mem */
201 __u32 type; /* see FB_TYPE_* */
202 __u32 type_aux; /* Interleave for interleaved Planes */
203 __u32 visual; /* see FB_VISUAL_* */
204 __u16 xpanstep; /* zero if no hardware panning */
205 __u16 ypanstep; /* zero if no hardware panning */
206 __u16 ywrapstep; /* zero if no hardware ywrap */
207 __u32 line_length; /* length of a line in bytes */
208 unsigned long mmio_start; /* Start of Memory Mapped I/O */
209 /* (physical address) */
210 __u32 mmio_len; /* Length of Memory Mapped I/O */
211 __u32 accel; /* Indicate to driver which */
212 /* specific chip/card we have */
213 __u16 capabilities; /* see FB_CAP_* */
214 __u16 max_clk_rate; /* max supported clock rate on link in Mhz */
215 __u16 colorimetry; /* see FB_COL_* */
218 /* Interpretation of offset for color fields: All offsets are from the right,
219 * inside a "pixel" value, which is exactly 'bits_per_pixel' wide (means: you
220 * can use the offset as right argument to <<). A pixel afterwards is a bit
221 * stream and is written to video memory as that unmodified.
223 * For pseudocolor: offset and length should be the same for all color
224 * components. Offset specifies the position of the least significant bit
225 * of the pallette index in a pixel value. Length indicates the number
226 * of available palette entries (i.e. # of entries = 1 << length).
229 __u32 offset; /* beginning of bitfield */
230 __u32 length; /* length of bitfield */
231 __u32 msb_right; /* != 0 : Most significant bit is */
235 #define FB_NONSTD_HAM 1 /* Hold-And-Modify (HAM) */
236 #define FB_NONSTD_REV_PIX_IN_B 2 /* order of pixels in each byte is reversed */
238 #define FB_ACTIVATE_NOW 0 /* set values immediately (or vbl)*/
239 #define FB_ACTIVATE_NXTOPEN 1 /* activate on next open */
240 #define FB_ACTIVATE_TEST 2 /* don't set, round up impossible */
241 #define FB_ACTIVATE_MASK 15
243 #define FB_ACTIVATE_VBL 16 /* activate values on next vbl */
244 #define FB_CHANGE_CMAP_VBL 32 /* change colormap on vbl */
245 #define FB_ACTIVATE_ALL 64 /* change all VCs on this fb */
246 #define FB_ACTIVATE_FORCE 128 /* force apply even when no change*/
247 #define FB_ACTIVATE_INV_MODE 256 /* invalidate videomode */
249 #define FB_ACCELF_TEXT 1 /* (OBSOLETE) see fb_info.flags and vc_mode */
251 #define FB_SYNC_HOR_HIGH_ACT 1 /* horizontal sync high active */
252 #define FB_SYNC_VERT_HIGH_ACT 2 /* vertical sync high active */
253 #define FB_SYNC_EXT 4 /* external sync */
254 #define FB_SYNC_COMP_HIGH_ACT 8 /* composite sync high active */
255 #define FB_SYNC_BROADCAST 16 /* broadcast video timings */
256 /* vtotal = 144d/288n/576i => PAL */
257 /* vtotal = 121d/242n/484i => NTSC */
258 #define FB_SYNC_ON_GREEN 32 /* sync on green */
260 #define FB_VMODE_NONINTERLACED 0x0000 /* non interlaced */
261 #define FB_VMODE_INTERLACED 0x0001 /* interlaced */
262 #define FB_VMODE_DOUBLE 0x0002 /* double scan */
263 #define FB_VMODE_ODD_FLD_FIRST 0x0004 /* interlaced: top line first */
265 #define FB_VMODE_SCAN_MASK (FB_VMODE_NONINTERLACED | \
266 FB_VMODE_INTERLACED | FB_VMODE_DOUBLE | \
267 FB_VMODE_ODD_FLD_FIRST)
269 #define FB_VMODE_Y420 0x0008 /* YCrCb 4:2:0 also supported or
270 * select YCrCb 4:2:0 if setting mode
272 #define FB_VMODE_Y420_ONLY 0x0010 /* YCrCb 4:2:0 only supported */
273 #define FB_VMODE_Y422 0x0020 /* select YCrCb 4:2:2 if setting mode */
274 #define FB_VMODE_Y444 0x0040 /* select YCrCb 4:4:4 if setting mode */
276 #define FB_VMODE_Y24 0x0100 /* select 24 bits per pixel */
277 #define FB_VMODE_Y30 0x0200 /* select 30 bits per pixel */
278 #define FB_VMODE_Y36 0x0400 /* select 36 bits per pixel */
279 #define FB_VMODE_Y48 0x0800 /* select 48 bits per pixel */
281 #define FB_VMODE_SET_YUV_MASK (FB_VMODE_Y420 | FB_VMODE_Y422 | \
282 FB_VMODE_Y444 | FB_VMODE_Y24 | FB_VMODE_Y30 | \
283 FB_VMODE_Y36 | FB_VMODE_Y48)
285 #define FB_VMODE_YUV_MASK (FB_VMODE_Y420_ONLY | FB_VMODE_SET_YUV_MASK)
287 /* extended colorimetry */
288 #define FB_VMODE_EC_ENABLE 0x1000
289 #define FB_VMODE_EC_SHIFT 13
290 #define FB_VMODE_EC_MASK (0xf << FB_VMODE_EC_SHIFT)
291 #define FB_VMODE_EC_XVYCC601 ((0x0 << FB_VMODE_EC_SHIFT) & FB_VMODE_EC_MASK)
292 #define FB_VMODE_EC_XVYCC709 ((0x1 << FB_VMODE_EC_SHIFT) & FB_VMODE_EC_MASK)
293 #define FB_VMODE_EC_SYCC601 ((0x2 << FB_VMODE_EC_SHIFT) & FB_VMODE_EC_MASK)
294 #define FB_VMODE_EC_ADOBE_YCC601 ((0x3 << FB_VMODE_EC_SHIFT) & \
296 #define FB_VMODE_EC_ADOBE_RGB ((0x4 << FB_VMODE_EC_SHIFT) & FB_VMODE_EC_MASK)
297 #define FB_VMODE_EC_BT2020_CYCC ((0x5 << FB_VMODE_EC_SHIFT) & \
299 #define FB_VMODE_EC_BT2020_YCC_RGB ((0x6 << FB_VMODE_EC_SHIFT) & \
302 #define FB_VMODE_1000DIV1001 0x020000
303 #define FB_VMODE_IS_DETAILED 0x200000
304 #define FB_VMODE_IS_CEA 0x400000
305 #define FB_VMODE_IS_HDMI_EXT 0x800000
306 #define FB_VMODE_ADJUSTED 0x000080 /* adj to meet timing restrictions */
307 #define FB_VMODE_VRR 0x08000000
309 #define FB_VMODE_MASK 0x8e3ffff
311 #define FB_VMODE_YWRAP 0x40000 /* ywrap instead of panning */
312 #define FB_VMODE_SMOOTH_XPAN 0x80000 /* smooth xpan possible (internally used) */
313 #define FB_VMODE_CONUPDATE 0x100000 /* don't update x/yoffset */
315 #define FB_FLAG_RATIO_4_3 64
316 #define FB_FLAG_RATIO_16_9 128
317 #define FB_FLAG_RATIO_64_27 512
318 #define FB_FLAG_RATIO_256_135 1024
319 #define FB_FLAG_RATIO_MASK (FB_FLAG_RATIO_4_3 | FB_FLAG_RATIO_16_9 |\
320 FB_FLAG_RATIO_64_27 | FB_FLAG_RATIO_256_135)
321 #define FB_FLAG_PIXEL_REPEAT 256
326 #define FB_VMODE_STEREO_NONE 0x00000000 /* not stereo */
327 #define FB_VMODE_STEREO_FRAME_PACK 0x01000000 /* frame packing */
328 #define FB_VMODE_STEREO_TOP_BOTTOM 0x02000000 /* top-bottom */
329 #define FB_VMODE_STEREO_LEFT_RIGHT 0x04000000 /* left-right */
330 #define FB_VMODE_STEREO_MASK 0x07000000
333 * Display rotation support
335 #define FB_ROTATE_UR 0
336 #define FB_ROTATE_CW 1
337 #define FB_ROTATE_UD 2
338 #define FB_ROTATE_CCW 3
340 #define PICOS2KHZ(a) (1000000000UL/(a))
341 #define KHZ2PICOS(a) (1000000000UL/(a))
343 struct fb_var_screeninfo {
344 __u32 xres; /* visible resolution */
346 __u32 xres_virtual; /* virtual resolution */
348 __u32 xoffset; /* offset from virtual to visible */
349 __u32 yoffset; /* resolution */
351 __u32 bits_per_pixel; /* guess what */
352 __u32 grayscale; /* 0 = color, 1 = grayscale, */
354 struct fb_bitfield red; /* bitfield in fb mem if true color, */
355 struct fb_bitfield green; /* else only length is significant */
356 struct fb_bitfield blue;
357 struct fb_bitfield transp; /* transparency */
359 __u32 nonstd; /* != 0 Non standard pixel format */
361 __u32 activate; /* see FB_ACTIVATE_* */
363 __u32 height; /* height of picture in mm */
364 __u32 width; /* width of picture in mm */
366 __u32 accel_flags; /* (OBSOLETE) see fb_info.flags */
368 /* Timing: All values in pixclocks, except pixclock (of course) */
369 __u32 pixclock; /* pixel clock in ps (pico seconds) */
370 __u32 left_margin; /* time from sync to picture */
371 __u32 right_margin; /* time from picture to sync */
372 __u32 upper_margin; /* time from sync to picture */
374 __u32 hsync_len; /* length of horizontal sync */
375 __u32 vsync_len; /* length of vertical sync */
376 __u32 sync; /* see FB_SYNC_* */
377 __u32 vmode; /* see FB_VMODE_* */
378 __u32 rotate; /* angle we rotate counter clockwise */
379 __u32 colorspace; /* colorspace for FOURCC-based modes */
380 __u32 reserved[4]; /* Reserved for future compatibility */
384 __u32 start; /* First entry */
385 __u32 len; /* Number of entries */
386 __u16 *red; /* Red values */
389 __u16 *transp; /* transparency, can be NULL */
392 struct fb_con2fbmap {
397 /* VESA Blanking Levels */
398 #define VESA_NO_BLANKING 0
399 #define VESA_VSYNC_SUSPEND 1
400 #define VESA_HSYNC_SUSPEND 2
401 #define VESA_POWERDOWN 3
405 /* screen: unblanked, hsync: on, vsync: on */
406 FB_BLANK_UNBLANK = VESA_NO_BLANKING,
408 /* screen: blanked, hsync: on, vsync: on */
409 FB_BLANK_NORMAL = VESA_NO_BLANKING + 1,
411 /* screen: blanked, hsync: on, vsync: off */
412 FB_BLANK_VSYNC_SUSPEND = VESA_VSYNC_SUSPEND + 1,
414 /* screen: blanked, hsync: off, vsync: on */
415 FB_BLANK_HSYNC_SUSPEND = VESA_HSYNC_SUSPEND + 1,
417 /* screen: blanked, hsync: off, vsync: off */
418 FB_BLANK_POWERDOWN = VESA_POWERDOWN + 1
421 #define FB_VBLANK_VBLANKING 0x001 /* currently in a vertical blank */
422 #define FB_VBLANK_HBLANKING 0x002 /* currently in a horizontal blank */
423 #define FB_VBLANK_HAVE_VBLANK 0x004 /* vertical blanks can be detected */
424 #define FB_VBLANK_HAVE_HBLANK 0x008 /* horizontal blanks can be detected */
425 #define FB_VBLANK_HAVE_COUNT 0x010 /* global retrace counter is available */
426 #define FB_VBLANK_HAVE_VCOUNT 0x020 /* the vcount field is valid */
427 #define FB_VBLANK_HAVE_HCOUNT 0x040 /* the hcount field is valid */
428 #define FB_VBLANK_VSYNCING 0x080 /* currently in a vsync */
429 #define FB_VBLANK_HAVE_VSYNC 0x100 /* verical syncs can be detected */
432 __u32 flags; /* FB_VBLANK flags */
433 __u32 count; /* counter of retraces since boot */
434 __u32 vcount; /* current scanline position */
435 __u32 hcount; /* current scandot position */
436 __u32 reserved[4]; /* reserved for future compatibility */
439 /* Internal HW accel */
453 __u32 dx; /* screen-relative */
462 __u32 dx; /* Where to place image */
464 __u32 width; /* Size of image */
466 __u32 fg_color; /* Only used when a mono bitmap */
468 __u8 depth; /* Depth of the image */
469 const char *data; /* Pointer to image data */
470 struct fb_cmap cmap; /* color map info */
474 * hardware cursor control
477 #define FB_CUR_SETIMAGE 0x01
478 #define FB_CUR_SETPOS 0x02
479 #define FB_CUR_SETHOT 0x04
480 #define FB_CUR_SETCMAP 0x08
481 #define FB_CUR_SETSHAPE 0x10
482 #define FB_CUR_SETSIZE 0x20
483 #define FB_CUR_SETALL 0xFF
490 __u16 set; /* what to set */
491 __u16 enable; /* cursor on/off */
492 __u16 rop; /* bitop operation */
493 const char *mask; /* cursor mask bits */
494 struct fbcurpos hot; /* cursor hot spot */
495 struct fb_image image; /* Cursor image */
498 #ifdef CONFIG_FB_BACKLIGHT
499 /* Settings for the generic backlight code */
500 #define FB_BACKLIGHT_LEVELS 128
501 #define FB_BACKLIGHT_MAX 0xFF
505 #endif /* _UAPI_LINUX_FB_H */