]> rtime.felk.cvut.cz Git - pes-rpp/rpp-lib.git/blob - build/tms570_rpp/TMS570LS313xFlashLnk.cmd
Add drv/endian.h
[pes-rpp/rpp-lib.git] / build / tms570_rpp / TMS570LS313xFlashLnk.cmd
1 /*----------------------------------------------------------------------------*/
2 /* TMS570LS313xFlashLnk.cmd                                                   */
3 /* <ccsroot>/ccs_base/arm/include/TMS570LS313xFlashLnk.cmd                    */
4 /*                                                                            */
5 /* (c) Texas Instruments 2011, All rights reserved.                           */
6 /*                                                                            */
7
8 /*
9  *  Alternative memory map found in generated HalCoGen file:
10  *
11  *   STACKS  (RW) : origin=0x08000000 length=0x00001500
12  *   RAM     (RW) : origin=0x08001500 length=0x00026B00
13  */
14
15
16 /*----------------------------------------------------------------------------*/
17 /* Linker Settings                                                            */
18 --retain="*(.intvecs)"
19 --retain="rpp-lib.lib<sys_intvecs.obj>(.intvecs)"
20 /*----------------------------------------------------------------------------*/
21 /* Memory Map                                                                 */
22 MEMORY{
23     VECTORS (X)  : origin=0x00000000 length=0x00000040
24     FLASH0  (RX) : origin=0x00000040 length=0x0017FFC0
25     FLASH1  (RX) : origin=0x00180000 length=0x00180000
26     STACKS  (RW) : origin=0x08000000 length=0x00001300
27     RAM     (RW) : origin=0x08001300 length=0x0003ED00
28 }
29
30 /*----------------------------------------------------------------------------*/
31 /* Section Configuration                                                      */
32 SECTIONS{
33     .intvecs : {} > VECTORS
34     .text    : {} > FLASH0 | FLASH1
35     .const   : {} > FLASH0 | FLASH1
36     .cinit   : {} > FLASH0 | FLASH1
37     .pinit   : {} > FLASH0 | FLASH1
38     .bss     : {} > RAM
39     .data    : {} > RAM
40     .stack   : {} > STACKS
41     .sysmem  : {} > RAM
42 }
43 /*----------------------------------------------------------------------------*/