/* Definition of the maximum number of concurrent supported hardware boards,
* chips per board, total number of chips, interrupts and message objects.
* Obviously there are no 32 different interrupts, but each chip can have its
/* Definition of the maximum number of concurrent supported hardware boards,
* chips per board, total number of chips, interrupts and message objects.
* Obviously there are no 32 different interrupts, but each chip can have its