-/* ssv.c
- * Linux CAN-bus device driver.
- * Written by Arnaud Westenberg email:arnaud@casema.net
- * This software is released under the GPL-License.
- * Version 0.6 18 Sept 2000
- */
-
-#include <linux/autoconf.h>
-#if defined (CONFIG_MODVERSIONS) && !defined (MODVERSIONS)
-#define MODVERSIONS
-#endif
-
-#ifdef MODVERSIONS
-#include <linux/modversions.h>
-#endif
-
-#include <linux/ioport.h>
-#include <linux/delay.h>
-#include <asm/errno.h>
-#include <asm/io.h>
-#include <asm/irq.h>
-
+/**************************************************************************/
+/* File: ssv.c - SSV board support */
+/* */
+/* LinCAN - (Not only) Linux CAN bus driver */
+/* Copyright (C) 2002-2009 DCE FEE CTU Prague <http://dce.felk.cvut.cz> */
+/* Copyright (C) 2002-2009 Pavel Pisa <pisa@cmp.felk.cvut.cz> */
+/* Funded by OCERA and FRESCOR IST projects */
+/* Based on CAN driver code by Arnaud Westenberg <arnaud@wanadoo.nl> */
+/* */
+/* LinCAN is free software; you can redistribute it and/or modify it */
+/* under terms of the GNU General Public License as published by the */
+/* Free Software Foundation; either version 2, or (at your option) any */
+/* later version. LinCAN is distributed in the hope that it will be */
+/* useful, but WITHOUT ANY WARRANTY; without even the implied warranty */
+/* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU */
+/* General Public License for more details. You should have received a */
+/* copy of the GNU General Public License along with LinCAN; see file */
+/* COPYING. If not, write to the Free Software Foundation, 675 Mass Ave, */
+/* Cambridge, MA 02139, USA. */
+/* */
+/* To allow use of LinCAN in the compact embedded systems firmware */
+/* and RT-executives (RTEMS for example), main authors agree with next */
+/* special exception: */
+/* */
+/* Including LinCAN header files in a file, instantiating LinCAN generics */
+/* or templates, or linking other files with LinCAN objects to produce */
+/* an application image/executable, does not by itself cause the */
+/* resulting application image/executable to be covered by */
+/* the GNU General Public License. */
+/* This exception does not however invalidate any other reasons */
+/* why the executable file might be covered by the GNU Public License. */
+/* Publication of enhanced or derived LinCAN files is required although. */
+/**************************************************************************/
+
+#include "../include/can.h"
+#include "../include/can_sysdep.h"
#include "../include/main.h"
#include "../include/ssv.h"
#include "../include/i82527.h"
int ssvcan_irq[2]={-1,-1};
-unsigned long ssvcan_base=0x0;
+can_ioptr_t ssvcan_base=0x0;
+
+static CAN_DEFINE_SPINLOCK(ssv_port_lock);
/* IO_RANGE is the io-memory range that gets reserved, please adjust according
* your hardware. Example: #define IO_RANGE 0x100 for i82527 chips or
* will have to add the code to reserve this memory as well.
* The reserved memory starts at io_addr, wich is the module parameter io.
*/
-int ssv_request_io(unsigned long io_addr)
+int ssv_request_io(struct candevice_t *candev)
{
- if (check_region(io_addr,IO_RANGE)) {
- CANMSG("Unable to open port: 0x%lx\n",io_addr);
+ if (!can_request_io_region(candev->io_addr,IO_RANGE,DEVICE_NAME)) {
+ CANMSG("Unable to open port: 0x%lx\n",candev->io_addr);
return -ENODEV;
- }
- else {
- request_region(io_addr,IO_RANGE,DEVICE_NAME);
- DEBUGMSG("Registered IO-memory: 0x%lx - 0x%lx\n", io_addr,
- io_addr + IO_RANGE - 1);
+ } else {
+ DEBUGMSG("Registered IO-memory: 0x%lx - 0x%lx\n", candev->io_addr,
+ candev->io_addr + IO_RANGE - 1);
}
return 0;
}
/* The function template_release_io is used to free the previously reserved
* io-memory. In case you reserved more memory, don't forget to free it here.
*/
-int ssv_release_io(unsigned long io_addr)
+int ssv_release_io(struct candevice_t *candev)
{
- release_region(io_addr,IO_RANGE);
+ can_release_io_region(candev->io_addr,IO_RANGE);
return 0;
}
* hardware specific so I haven't included example code. Don't forget to check
* the reset status of the chip before returning.
*/
-int ssv_reset(int card)
+int ssv_reset(struct candevice_t *candev)
{
int i;
* RESET_ADDR represents the io-address of the hardware reset register.
* NR_82527 represents the number of intel 82527 chips on the board.
* NR_SJA1000 represents the number of philips sja1000 chips on the board.
- * The flags entry can currently only be PROGRAMMABLE_IRQ to indicate that
+ * The flags entry can currently only be CANDEV_PROGRAMMABLE_IRQ to indicate that
* the hardware uses programmable interrupts.
*/
#define RESET_ADDR 0x02
#define NR_82527 2
#define NR_SJA1000 0
-int ssv_init_hw_data(int card)
+int ssv_init_hw_data(struct candevice_t *candev)
{
- candevices_p[card]->res_addr=RESET_ADDR;
- candevices_p[card]->nr_82527_chips=NR_82527;
- candevices_p[card]->nr_sja1000_chips=0;
- candevices_p[card]->flags |= PROGRAMMABLE_IRQ;
+ candev->res_addr=RESET_ADDR;
+ candev->nr_82527_chips=NR_82527;
+ candev->nr_sja1000_chips=0;
+ candev->nr_all_chips=NR_82527;
+ candev->flags |= CANDEV_PROGRAMMABLE_IRQ;
return 0;
}
* argument supplied at module loading time.
* The clock argument holds the chip clock value in Hz.
*/
-#define CHIP_TYPE "i82527"
-
-int ssv_init_chip_data(int card, int chipnr)
+int ssv_init_chip_data(struct candevice_t *candev, int chipnr)
{
- candevices_p[card]->chip[chipnr]->chip_type=CHIP_TYPE;
- candevices_p[card]->chip[chipnr]->chip_base_addr=
- candevices_p[card]->io_addr+0x100*chipnr;
- candevices_p[card]->chip[chipnr]->clock = 16000000;
- ssvcan_irq[chipnr]=candevices_p[card]->chip[chipnr]->chip_irq;
+ i82527_fill_chipspecops(candev->chip[chipnr]);
+ candev->chip[chipnr]->chip_base_addr=
+ can_ioport2ioptr(candev->io_addr+0x100*chipnr);
+ candev->chip[chipnr]->clock = 16000000;
+ ssvcan_irq[chipnr]=candev->chip[chipnr]->chip_irq;
- ssvcan_base=candevices_p[card]->io_addr;
+ ssvcan_base=candev->io_addr;
- candevices_p[card]->chip[chipnr]->int_cpu_reg = iCPU_DSC;
- candevices_p[card]->chip[chipnr]->int_clk_reg = iCLK_SL1;
- candevices_p[card]->chip[chipnr]->int_bus_reg = iBUS_CBY;
+ candev->chip[chipnr]->int_cpu_reg = iCPU_DSC;
+ candev->chip[chipnr]->int_clk_reg = iCLK_SL1;
+ candev->chip[chipnr]->int_bus_reg = iBUS_CBY;
return 0;
}
* base address.
* Unless the hardware uses a segmented memory map, flags can be set zero.
*/
-int ssv_init_obj_data(int chipnr, int objnr)
+int ssv_init_obj_data(struct canchip_t *chip, int objnr)
{
- chips_p[chipnr]->msgobj[objnr]->obj_base_addr=
- chips_p[chipnr]->chip_base_addr+(objnr+1)*0x10;
- chips_p[chipnr]->msgobj[objnr]->flags=0;
+ chip->msgobj[objnr]->obj_base_addr=
+ chip->chip_base_addr+(objnr+1)*0x10;
return 0;
}
/* The function template_program_irq is used for hardware that uses programmable
* interrupts. If your hardware doesn't use programmable interrupts you should
- * not set the candevices_t->flags entry to PROGRAMMABLE_IRQ and leave this
+ * not set the candevices_t->flags entry to CANDEV_PROGRAMMABLE_IRQ and leave this
* function unedited. Again this function is hardware specific so there's no
* example code.
*/
-int ssv_program_irq(int card)
+int ssv_program_irq(struct candevice_t *candev)
{
return 0;
}
* on the CAN chip. You should only have to edit this function if your hardware
* uses some specific write process.
*/
-void ssv_write_register(unsigned char data, unsigned long address)
+void ssv_write_register(unsigned data, can_ioptr_t address)
{
/* address is an absolute address */
/* write the relative address on the eight LSB bits
and the data on the eight MSB bits in one time */
if((address-ssvcan_base)<0x100)
- outw(address-ssvcan_base + (256 * data), ssvcan_base);
+ can_outw(address-ssvcan_base + (256 * data), ssvcan_base);
else
- outw(address-ssvcan_base-0x100 + (256 * data), ssvcan_base+0x02);
+ can_outw(address-ssvcan_base-0x100 + (256 * data), ssvcan_base+0x02);
}
/* The function template_read_register is used to read from hardware registers
* on the CAN chip. You should only have to edit this function if your hardware
* uses some specific read process.
*/
-unsigned ssv_read_register(unsigned long address)
+unsigned ssv_read_register(can_ioptr_t address)
{
/* this is the same thing that the function write_register.
We use the two register, we write the address where we
want to read in a first time. In a second time we read the
data */
unsigned char ret;
+ can_spin_irqflags_t flags;
if((address-ssvcan_base)<0x100)
{
- disable_irq(ssvcan_irq[0]);
- outb(address-ssvcan_base, ssvcan_base);
- ret=inb(ssvcan_base+1);
- enable_irq(ssvcan_irq[0]);
+ can_spin_lock_irqsave(&ssv_port_lock,flags);
+ can_outb(address-ssvcan_base, ssvcan_base);
+ ret=can_inb(ssvcan_base+1);
+ can_spin_unlock_irqrestore(&ssv_port_lock,flags);
}
else
{
- disable_irq(ssvcan_irq[1]);
- outb(address-ssvcan_base-0x100, ssvcan_base+0x02);
- ret=inb(ssvcan_base+1+0x02);
- enable_irq(ssvcan_irq[1]);
+ can_spin_lock_irqsave(&ssv_port_lock,flags);
+ can_outb(address-ssvcan_base-0x100, ssvcan_base+0x02);
+ ret=can_inb(ssvcan_base+1+0x02);
+ can_spin_unlock_irqrestore(&ssv_port_lock,flags);
}
return ret;