]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-hw.git/blob - lib/gates.dcm
a30ba0e6b101affd0b5f4fcbd77bc8cd8d1c74c2
[fpga/zynq/canbench-hw.git] / lib / gates.dcm
1 EESchema-DOCLIB  Version 2.0
2 #
3 $CMP 74HCT86D
4 D Quad 2-input XOR gate
5 K Quad XOR2
6 F http://www.tme.eu/cz/Document/e5c7873dd02a97037a31fef9672a6b99/74HCT86D.652.pdf
7 $ENDCMP
8 #
9 #End Doc Library