]> rtime.felk.cvut.cz Git - fpga/virtex2/msp_motion.git/commit
projects / fpga / virtex2 / msp_motion.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 149e23d) | patch
Submodule Sysless added
authorVladimir Burian <buriavl2@fel.cvut.cz>
Sun, 17 Apr 2011 13:22:45 +0000 (15:22 +0200)
committerVladimir Burian <buriavl2@fel.cvut.cz>
Sun, 17 Apr 2011 13:22:45 +0000 (15:22 +0200)
commit6dac91479a54e9ebbd4e2b7d7ab2877ed486811e
treebca25db087a66a4dc0ed7545d653e8e1d5738b9btree | snapshot
parent149e23d95d8fe1ec0579394a48bcce18a9c771c8commit | diff
Submodule Sysless added

Added Sysless submodule from uLan project.
.gitmodules diff | blob | history
software/submodule/sysless [new submodule] blob
MSP430 BLDC control HW and PXMC SW - top level design for Virtex 2 V2MB1000 board