]> rtime.felk.cvut.cz Git - fpga/pwm.git/history - counter.vhd
projects / fpga / pwm.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Wave_table initialization data format modified.
[fpga/pwm.git] / counter.vhd
2011-05-26 Vladimir BurianOverflow event signal of counter corrected. blob | commitdiff | raw
2011-05-18 Vladimir BurianResets changed from asynchronous to synchronous. blob | commitdiff | raw | diff to current
2011-05-18 Vladimir BurianEarly initialization of all relevant signals. blob | commitdiff | raw | diff to current
2011-04-16 Vladimir BurianGeneral counter extended by clk_en input blob | commitdiff | raw | diff to current
2011-03-14 Vladimir BurianAdded counter and pwm modules. blob | commitdiff | raw | diff to current
The control block for three phases BLDC motor PWM output with profile based commutation logic