1 /* -------------------------------- Arctic Core ------------------------------
\r
2 * Arctic Core - the open source AUTOSAR platform http://arccore.com
\r
4 * Copyright (C) 2009 ArcCore AB <contact@arccore.com>
\r
6 * This source code is free software; you can redistribute it and/or modify it
\r
7 * under the terms of the GNU General Public License version 2 as published by the
\r
8 * Free Software Foundation; See <http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt>.
\r
10 * This program is distributed in the hope that it will be useful, but
\r
11 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
12 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
\r
14 * -------------------------------- Arctic Core ------------------------------*/
\r
27 * =================================================
\r
28 * We have two context's large and small. Large is saved on
\r
29 * interrupt and small is saved for everything else.
\r
34 * -------------------------------
\r
35 * 0--1 : context indicator, 0xde - small, 0xad - large
\r
41 * 16-- : General regs r14--r31
\r
44 * 16-- : General regs r0--r31
\r
51 #define SPR_CSRR0 58
\r
52 #define SPR_CSRR1 59
\r
54 #define SPR_SPRG0_RW_S 272
\r
55 #define SPR_SPRG1_RW_S 273
\r
60 #define SPR_SPEFSCR 512
\r
61 #define SPR_MCSR 572
\r
63 #define ESR_PTR (1<<(38-32))
\r
68 #define INTC_SSCIR7 0xFFF48027
\r
70 #if defined(_ASSEMBLER_)
\r
74 #define LOAD_IND_32( reg, addr) \
\r
76 lwz reg, addr@l(reg)
\r
78 #define LOAD_ADDR_32(reg, addr ) \
\r
79 addis reg, 0, addr@ha; \
\r
80 addi reg, reg, addr@l
\r
120 #endif /*PPC_ASM_H_*/
\r