1 /* -------------------------------- Arctic Core ------------------------------
\r
2 * Arctic Core - the open source AUTOSAR platform http://arccore.com
\r
4 * Copyright (C) 2009 ArcCore AB <contact@arccore.com>
\r
6 * This source code is free software; you can redistribute it and/or modify it
\r
7 * under the terms of the GNU General Public License version 2 as published by the
\r
8 * Free Software Foundation; See <http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt>.
\r
10 * This program is distributed in the hope that it will be useful, but
\r
11 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
12 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
\r
14 * -------------------------------- Arctic Core ------------------------------*/
\r
17 #include "Std_Types.h"
\r
22 #include "../kernel/core_cr4.h"
\r
24 GIO_RegisterType *GPIO_ports[] = { GIO_PORTA_BASE, GIO_PORTB_BASE, GIO_HET_PORT1_BASE, GIO_DMM_PORT_BASE };
\r
26 #define DIO_GET_PORT_FROM_CHANNEL_ID(_channelId) (_channelId >> 8)
\r
27 #define DIO_GET_BIT_FROM_CHANNEL_ID(_channelId) (1 << (_channelId & 0x1F))
\r
29 #if ( DIO_DEV_ERROR_DETECT == STD_ON )
\r
30 static int Channel_Config_Contains(Dio_ChannelType channelId)
\r
32 Dio_ChannelType* ch_ptr=(Dio_ChannelType*)(&DioChannelConfigData);
\r
34 while (DIO_END_OF_LIST!=*ch_ptr)
\r
36 if (*ch_ptr==channelId)
\r
46 static int Port_Config_Contains(Dio_PortType portId)
\r
48 Dio_PortType* port_ptr=(Dio_PortType*)(&DioPortConfigData);
\r
50 while (DIO_END_OF_LIST!=*port_ptr)
\r
52 if (*port_ptr==portId)
\r
59 static int Channel_Group_Config_Contains(const Dio_ChannelGroupType* _channelGroupIdPtr)
\r
61 Dio_ChannelGroupType* chGrp_ptr=(Dio_ChannelGroupType*)(&DioConfigData);
\r
64 while (DIO_END_OF_LIST!=chGrp_ptr->port)
\r
66 if (chGrp_ptr->port==_channelGroupIdPtr->port&&
\r
67 chGrp_ptr->offset==_channelGroupIdPtr->offset&&
\r
68 chGrp_ptr->mask==_channelGroupIdPtr->mask)
\r
75 #define VALIDATE_CHANNEL(_channelId, _api) \
\r
76 if(0==Channel_Config_Contains(channelId)) { \
\r
77 Det_ReportError(MODULE_ID_DIO,0,_api,DIO_E_PARAM_INVALID_CHANNEL_ID ); \
\r
81 #define VALIDATE_PORT(_portId, _api)\
\r
82 if(0==Port_Config_Contains(_portId)) {\
\r
83 Det_ReportError(MODULE_ID_DIO,0,_api,DIO_E_PARAM_INVALID_PORT_ID ); \
\r
87 #define VALIDATE_CHANNELGROUP(_channelGroupIdPtr, _api)\
\r
88 if(0==Channel_Group_Config_Contains(_channelGroupIdPtr)) {\
\r
89 Det_ReportError(MODULE_ID_DIO,0,_api,DIO_E_PARAM_INVALID_GROUP_ID ); \
\r
94 #define VALIDATE_CHANNEL(_channelId, _api)
\r
95 #define VALIDATE_PORT(_portId, _api)
\r
96 #define VALIDATE_CHANNELGROUP(_channelGroupIdPtr, _api)
\r
99 Dio_PortLevelType Dio_ReadPort(Dio_PortType portId)
\r
101 Dio_PortLevelType level = 0;
\r
102 VALIDATE_PORT(portId, DIO_READPORT_ID);
\r
104 level = (uint8)GPIO_ports[portId]->DIN;
\r
106 #if ( DIO_DEV_ERROR_DETECT == STD_ON )
\r
112 void Dio_WritePort(Dio_PortType portId, Dio_PortLevelType level)
\r
114 VALIDATE_PORT(portId, DIO_WRITEPORT_ID);
\r
116 GPIO_ports[portId]->DOUT = (uint16)level; // uint32 for TMS570LS3137HDK, uint16 for RPP
\r
118 #if ( DIO_DEV_ERROR_DETECT == STD_ON )
\r
124 Dio_LevelType Dio_ReadChannel(Dio_ChannelType channelId)
\r
126 Dio_LevelType level;
\r
127 VALIDATE_CHANNEL(channelId, DIO_READCHANNEL_ID);
\r
129 Dio_PortLevelType portVal = Dio_ReadPort(DIO_GET_PORT_FROM_CHANNEL_ID(channelId));
\r
130 Dio_PortLevelType bit = DIO_GET_BIT_FROM_CHANNEL_ID(channelId);
\r
132 if ((portVal & bit) != STD_LOW){
\r
138 #if ( DIO_DEV_ERROR_DETECT == STD_ON )
\r
144 void Dio_WriteChannel(Dio_ChannelType channelId, Dio_LevelType level)
\r
146 VALIDATE_CHANNEL(channelId, DIO_WRITECHANNEL_ID);
\r
148 Dio_PortType port = DIO_GET_PORT_FROM_CHANNEL_ID(channelId);
\r
149 uint32 bit = DIO_GET_BIT_FROM_CHANNEL_ID(channelId);
\r
151 if (!( GPIO_ports[port]->DIR & bit)) { // This is an input channel.
\r
155 Dio_PortLevelType portVal = Dio_ReadPort(port);
\r
157 if(level == STD_HIGH){
\r
163 Dio_WritePort(port, portVal);
\r
169 Dio_PortLevelType Dio_ReadChannelGroup(
\r
170 const Dio_ChannelGroupType *channelGroupIdPtr)
\r
172 Dio_LevelType level;
\r
173 VALIDATE_CHANNELGROUP(channelGroupIdPtr,DIO_READCHANNELGROUP_ID);
\r
175 // Get masked values
\r
176 level = Dio_ReadPort(channelGroupIdPtr->port) & channelGroupIdPtr->mask;
\r
179 level = level >> channelGroupIdPtr->offset;
\r
181 #if ( DIO_DEV_ERROR_DETECT == STD_ON )
\r
187 void Dio_WriteChannelGroup(const Dio_ChannelGroupType *channelGroupIdPtr,
\r
188 Dio_PortLevelType level)
\r
190 VALIDATE_CHANNELGROUP(channelGroupIdPtr,DIO_WRITECHANNELGROUP_ID);
\r
192 // Shift up and apply mask so that no unwanted bits are affected
\r
193 level = (level << channelGroupIdPtr->offset) & channelGroupIdPtr->mask;
\r
195 // Read port and clear out masked bits
\r
196 Dio_PortLevelType portVal = Dio_ReadPort(channelGroupIdPtr->port) & (~channelGroupIdPtr->mask);
\r
198 // Or in the upshifted masked level
\r
201 Dio_WritePort(channelGroupIdPtr->port, portVal);
\r
203 #if ( DIO_DEV_ERROR_DETECT == STD_ON )
\r