FPGA: Difference between revisions
No edit summary |
No edit summary |
||
| Line 2: | Line 2: | ||
* prace s programem [[UrJTAG]] | * prace s programem [[UrJTAG]] | ||
[[Category: | [[Category:FPGA]] | ||
Latest revision as of 17:40, 7 November 2010
- navod na simulaci FPGA bloku napsanych ve VHDL
- prace s programem UrJTAG