FPGA: Difference between revisions
New page: * navod na simulaci FPGA bloku napsanych ve VHDL * prace s programem UrJTAG |
No edit summary |
||
| (One intermediate revision by the same user not shown) | |||
| Line 1: | Line 1: | ||
* navod na [[FPGA simulace|simulaci FPGA]] bloku napsanych ve [[VHDL]] | * navod na [[FPGA simulace|simulaci FPGA]] bloku napsanych ve [[VHDL]] | ||
* prace s programem [[UrJTAG]] | * prace s programem [[UrJTAG]] | ||
[[Category:FPGA]] | |||
Latest revision as of 17:40, 7 November 2010
- navod na simulaci FPGA bloku napsanych ve VHDL
- prace s programem UrJTAG