rtime.felk.cvut.cz Git - zynq/linux.git/search

]> rtime.felk.cvut.cz Git - zynq/linux.git/search

2018-05-02	Vishal Sagar	dma: xilinx: Add interlaced support to Xilinx Framebuffer... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-05-02	Vishal Sagar	v4l: xilinx: sdirxss: Correct the v4l2_field to V4L2_FIELD_A... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-05-02	Vishal Sagar	arm64: zynqmp: config: Enable soft PL V4L drivers Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-16	Vishal Sagar	media: xilinx: vip: Correct the fourcc code for BGRX8... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-16	Vishal Sagar	dma: xilinx: Correct the V4L fourcc for BGRX8 in framebuffer... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-16	Vishal Sagar	Documentation: devicetree: bindings: dma: Correct the... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-16	Vishal Sagar	v4l: xilinx: Add BGR color format support. Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-16	Vishal Sagar	dma: xilinx: Add support for BGR8 color format in Framebuffer Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-16	Vishal Sagar	Documentation: devicetree: bindings: dma: Add support... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: sdirxss: Add support for YUV420 decoding Signed-off-by: Vishal Sagar <vishal.sagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	dt: bindings: media: xilinx: Add YUV420 decoding support... Signed-off-by: Vishal Sagar <vishal.sagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	drm: drm_fourcc: Correct the DRM YUV444 10bpc Signed-off-by: Vishal Sagar <vishal.sagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: csi2rxss: Add rev 3.0 compatible string Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	dt: bindings: media: xilinx: Add rev 3.0 to csi2rxss... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: csi2rxss: Switch to fwnode to fix compilation... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: sdirxss: Update Video lockout Window to... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: sdirxss: Add V4L control for 3G Level... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: sdirxss: Add V4L control for Active streams Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: sdirxss: Add v4l control for transport... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: sdirxss: Add support for subdev get frame... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: sdirxss: Add ST352 decode macros Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: sdirxss: Decode ST352 in irq context Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	v4l: xilinx: Driver support for Xilinx UHDSDI Rx subsystem Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	dt: bindings: media: xilinx: Documentation for Xilinx... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	xcsi2rxss: Add support for Xilinx CSI-2 Receiver Subsystem Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree
2018-03-15	Vishal Sagar	xcsi2rxss: Add DT documentation for Xilinx MIPI CSI... Signed-off-by: Vishal Sagar <vsagar@xilinx.com>	commit \| commitdiff \| tree

Linux kenrel for Xilinx Zynq

RSS Atom