]> rtime.felk.cvut.cz Git - zynq/linux.git/commit
projects / zynq / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 71fe284) | patch
edac: synopsys: Fix incorrect defines and masks
authorNaga Sureshkumar Relli <naga.sureshkumar.relli@xilinx.com>
Fri, 1 Apr 2016 09:47:38 +0000 (15:17 +0530)
committerMichal Simek <michal.simek@xilinx.com>
Fri, 1 Apr 2016 11:00:23 +0000 (13:00 +0200)
commitd6fa76d2556a4f26f89a2d02901c3b089630559e
treef629b34880b32bb5bbe6a46e155c7aebc71344aftree | snapshot
parent71fe2847779d339690834a384ea2792d9047ee09commit | diff
edac: synopsys: Fix incorrect defines and masks

This patch fixes incorrect DDR control width defines and
also ECC_CEADDR1_BLKNR_MASK value.

Signed-off-by: Naga Sureshkumar Relli <nagasure@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
drivers/edac/synopsys_edac.c diff | blob | history
Linux kenrel for Xilinx Zynq