]> rtime.felk.cvut.cz Git - zynq/linux.git/commit
projects / zynq / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e5b0d82) | patch
net: ethernet: axienet: Add clock support
authorKedareswara rao Appana <appana.durga.rao@xilinx.com>
Wed, 8 Mar 2017 10:52:17 +0000 (16:22 +0530)
committerMichal Simek <michal.simek@xilinx.com>
Thu, 15 Mar 2018 14:17:57 +0000 (15:17 +0100)
commitb4c1ae76f48a80590e930abd4e62e6c75d7680b0
tree0baf91c1cef1ae6fe76a85a329c9358b993111d3tree | snapshot
parente5b0d82d670c14050b4629d8f2ce5880859ea202commit | diff
net: ethernet: axienet: Add clock support

This patch adds clock support in the driver.

Signed-off-by: Kedareswara rao Appana <appanad@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
drivers/net/ethernet/xilinx/xilinx_axienet.h diff | blob | history
drivers/net/ethernet/xilinx/xilinx_axienet_main.c diff | blob | history
Linux kenrel for Xilinx Zynq