]> rtime.felk.cvut.cz Git - zynq/linux.git/commit
projects / zynq / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f6316a2) | patch
drm: xilinx: vtc: removing hard coded values for signal polarity
authorSaurabh Sengar <saurabh.singh@xilinx.com>
Fri, 13 Oct 2017 10:12:57 +0000 (15:42 +0530)
committerMichal Simek <michal.simek@xilinx.com>
Thu, 15 Mar 2018 14:18:37 +0000 (15:18 +0100)
commitacc9dbccfaa1acd29e53eae608ddbb66dcd48732
treeb191d35689aea07da32611dcb57a192c97a52728tree | snapshot
parentf6316a240e8f6be01a5b28bf562ecf8bd6b9484ecommit | diff
drm: xilinx: vtc: removing hard coded values for signal polarity

removing hard coded values for following signal polarity parameters,
and taking from vm.flags instead.
This will help clients driver to program signal polarity as per
drivers need.

- hsync
- vsync
- hblank
- vblank
- field_id

Signed-off-by: Saurabh Sengar <saurabhs@xilinx.com>
Reviewed-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
drivers/gpu/drm/xilinx/xilinx_vtc.c diff | blob | history
Linux kenrel for Xilinx Zynq