]> rtime.felk.cvut.cz Git - zynq/linux.git/commit
projects / zynq / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1fc6aa9) | patch
PCI: rcar: Write zeroes to reserved PCIEPARL bits
authorNobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
Mon, 2 Feb 2015 05:09:58 +0000 (14:09 +0900)
committerBjorn Helgaas <bhelgaas@google.com>
Tue, 24 Feb 2015 06:23:32 +0000 (00:23 -0600)
commit2ea2a2734cd850d8d270022e9aaabc02a931c172
tree66c363e5d92a15716898762a3f9e33be86a686cftree | snapshot
parent1fc6aa96ead7535e0fa7458881b07cbc58a9fd89commit | diff
PCI: rcar: Write zeroes to reserved PCIEPARL bits

The lower 7 bits of PCIEPARL are reserved.  When we write to this register,
these bits must be 0.

Signed-off-by: Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: Phil Edworthy <phil.edworthy@renesas.com>
Acked-by: Simon Horman <horms+renesas@verge.net.au>
drivers/pci/host/pcie-rcar.c diff | blob | history
Linux kenrel for Xilinx Zynq