]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 570de39) | patch
system: added constraints file
authorMartin Jerabek <jerabma7@fel.cvut.cz>
Mon, 16 May 2016 17:25:18 +0000 (19:25 +0200)
committerMartin Jerabek <jerabma7@fel.cvut.cz>
Mon, 16 May 2016 17:25:18 +0000 (19:25 +0200)
commitd3d0d4c3304255a9a9079f0edcfd24381422b9b0
tree6a0ebd7abea14d99196e3e698bb11125c9e9e1a7tree | snapshot
parent570de39169ecb20f86b073152234c55dc14d3787commit | diff
system: added constraints file
system/src/constrs/microzed_CAN-CC_RevA.xdc [new file with mode: 0644] blob
CAN benchmark FPGA design and software for MicroZed board