]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 463d3ed) | patch
sja1000: added module can_top for backward compatibility
authorMartin Jerabek <jerabma7@fel.cvut.cz>
Tue, 24 May 2016 11:13:25 +0000 (13:13 +0200)
committerMartin Jerabek <jerabma7@fel.cvut.cz>
Tue, 24 May 2016 11:13:25 +0000 (13:13 +0200)
commitc7cc670e4b2662e971825a40d404d5d24b0bb5df
treed674226a85d41cc4c7e9cb5460cc1573fc571baetree | snapshot
parent463d3eda011ff1cc62f43b63f90dc5869af2dfadcommit | diff
sja1000: added module can_top for backward compatibility
system/ip/sja1000_1.0/hdl/can_top.v [new file with mode: 0644] blob
CAN benchmark FPGA design and software for MicroZed board