]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8476a24) | patch
xilinx_can: hwtstamp fixes, it works (almost)
authorMartin Jerabek <jerabma7@fel.cvut.cz>
Fri, 13 May 2016 09:13:50 +0000 (11:13 +0200)
committerMartin Jerabek <jerabma7@fel.cvut.cz>
Fri, 13 May 2016 09:13:50 +0000 (11:13 +0200)
commit641288157a35046a2a4a2bd3beeb7e296b849cde
treeb9d064337cb8d7da7269653e37f15af0a0dbc225tree | snapshot
parent8476a24ca26ba0bf99d2dcc512260c2d0a8c765fcommit | diff
xilinx_can: hwtstamp fixes, it works (almost)

TODO:
- overflow handling is sometimes off by 1 period (both positive or negative)
- update reference times when the sync point was long ago (prevent rollover counter overflow)
petalinux/components/modules/xilinx_can/xilinx_can.c diff | blob | history
CAN benchmark FPGA design and software for MicroZed board