]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a6916a6) | patch
uboot images migrated to FIT, bootscript loads only 1 image (faster)
authorMartin Jerabek <jerabma7@fel.cvut.cz>
Wed, 18 May 2016 13:38:43 +0000 (15:38 +0200)
committerMartin Jerabek <jerabma7@fel.cvut.cz>
Wed, 18 May 2016 23:01:50 +0000 (01:01 +0200)
commit281c87172ed5eadcd6b8deb66b3313832816a174
treeb9e966269a1be8d897784500dd3d255a52e6208ftree | snapshot
parenta6916a68b61cde17e04586c7ea3ad87f119ac541commit | diff
uboot images migrated to FIT, bootscript loads only 1 image (faster)
Makefile diff | blob | history
petalinux/Makefile diff | blob | history
petalinux/bootscript.its [new file with mode: 0644] blob
petalinux/bootscript.txt diff | blob | history
petalinux/uEnv.txt diff | blob | history
petalinux/uboot-image.its [new file with mode: 0644] blob
CAN benchmark FPGA design and software for MicroZed board