]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/search
projects / fpga / virtex2 / uart.git / search
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Make RS-232 receiving work. TimerA IRQ connected to the softcore. Sample application...
2011-01-09 Vladimir BurianMake RS-232 receiving work. TimerA IRQ connected to...
commit | commitdiff | tree
2011-01-09 Vladimir BurianMake RS-232 transmitting work.
 commit | commitdiff | tree
2011-01-09 Vladimir BurianAdded TimerA instance. IRQs are unconnected.
 commit | commitdiff | tree
2011-01-09 Vladimir BurianCopied all needed files.
 commit | commitdiff | tree
2011-01-09 Vladimir Burian+ OpenMSP430 submodule.
 commit | commitdiff | tree
MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board