]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/history - coregen/ram_8x512.sym
projects / fpga / virtex2 / uart.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
+ README
[fpga/virtex2/uart.git] / coregen / ram_8x512.sym
2011-01-09 Vladimir BurianCopied all needed files. blob | commitdiff | raw
MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board