X-Git-Url: https://rtime.felk.cvut.cz/gitweb/fpga/virtex2/uart.git/blobdiff_plain/04325406ee353e690bad026b6961ed6331c1ab0d..a24f1edd0b700eb64b3e56835af9a69f926ac0d6:/coregen/rom_8x2k_readme.txt

diff --git a/coregen/rom_8x2k_readme.txt b/coregen/rom_8x2k_readme.txt
new file mode 100644
index 0000000..a58c42f
--- /dev/null
+++ b/coregen/rom_8x2k_readme.txt
@@ -0,0 +1,41 @@
+The following files were generated for 'rom_8x2k' in directory 
+coregen/:
+
+rom_8x2k_xmdf.tcl:
+   Please see the core data sheet.
+
+rom_8x2k_flist.txt:
+   Text file listing all of the output files produced when a customized
+   core was generated in the CORE Generator.
+
+rom_8x2k.sym:
+   Please see the core data sheet.
+
+rom_8x2k.xco:
+   CORE Generator input file containing the parameters used to
+   regenerate a core.
+
+rom_8x2k.vho:
+   VHO template file containing code that can be used as a model for
+   instantiating a CORE Generator module in a VHDL design.
+
+rom_8x2k_readme.txt:
+   Text file indicating the files generated and how they are used.
+
+rom_8x2k.asy:
+   Graphical symbol information file. Used by the ISE tools and some
+   third party tools to create a symbol representing the core.
+
+rom_8x2k.ngc:
+   Binary Xilinx implementation netlist file containing the information
+   required to implement the module in a Xilinx (R) FPGA.
+
+rom_8x2k.vhd:
+   VHDL wrapper file provided to support functional simulation. This
+   file contains simulation model customization data that is passed to
+   a parameterized simulation model for the core.
+
+
+Please see the Xilinx CORE Generator online help for further details on
+generated files and how to use them.
+