Added ADC reset after each FPGA<->RPi transfer. ADC channels manipulation improved.
[fpga/rpi-motor-control.git] / pmsm-control / div8.vhdl
2015-04-11 Martin PrudekGPCLK frequency from RPi increased from 2Mhz to 50Mhz...