

# **TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller**

## **Technical Reference Manual**



Literature Number: SPNU499A  
November 2012

## Contents

---



---



---

<b>Preface .....</b>	<b>90</b>
<b>1    Introduction .....</b>	<b>91</b>
1.1    Designed for Safety Applications .....	92
1.2    Family Description .....	92
1.3    Endianism Considerations .....	95
1.3.1    TMS570: Big Endian (BE32) .....	95
<b>2    Architecture .....</b>	<b>96</b>
2.1    Introduction .....	97
2.1.1    Architecture Block Diagram .....	97
2.1.2    Definitions of Terms .....	98
2.1.3    Bus Master / Slave Access Privileges .....	100
2.1.4    Device Endianness .....	100
2.2    Clocks .....	101
2.2.1    Clock Sources .....	101
2.2.2    Clock Domains .....	102
2.2.3    Low Power Modes .....	103
2.2.4    Clock Test Mode .....	105
2.2.5    Safety Considerations for Clocks .....	106
2.3    Memory Organization .....	109
2.3.1    Memory Map Overview .....	109
2.3.2    Memory Map Table .....	110
2.3.3    Flash Memory .....	114
2.3.4    On-Chip SRAM .....	117
2.4    Exceptions .....	122
2.4.1    Resets .....	122
2.4.2    Aborts .....	122
2.4.3    System Software Interrupts .....	124
2.5    System and Peripheral Control Registers .....	125
2.5.1    Primary System Control Registers (SYS) .....	125
2.5.2    Secondary System Control Registers (SYS2) .....	175
2.5.3    Peripheral Central Resource (PCR) Control Registers .....	182
<b>3    Power Management Module (PMM) .....</b>	<b>197</b>
3.1    Overview .....	198
3.1.1    Main Features of the Power Management Module (PMM) .....	198
3.1.2    Block Diagram .....	198
3.2    Power Domains .....	200
3.3    PMM Operation .....	202
3.3.1    Power Switch .....	202
3.3.2    Power Domain State .....	202
3.3.3    Default Power Domain State .....	202
3.3.4    Disabling a Power Domain Permanently .....	202
3.3.5    Changing Power Domain State .....	202
3.3.6    Reset Management .....	203
3.3.7    Diagnostic Power State Controller (PSCON) .....	203
3.3.8    PSCON Compare Block .....	203

3.4	PMM Registers .....	205
3.4.1	Logic Power Domain Control Register (LOGICPDPWRCTRL0) .....	206
3.4.2	Memory Power Domain Control Register 0 (MEMPDPWRCTRL0) .....	207
3.4.3	Power Domain Clock Disable Register (PDCLKDISREG) .....	208
3.4.4	Power Domain Clock Disable Set Register (PDCLKDISSETREG) .....	209
3.4.5	Power Domain Clock Disable Clear Register (PDCLKDISCLRREG) .....	210
3.4.6	Logic Power Domain PD2 Power Status Register (LOGICPDPWRSTAT0) .....	211
3.4.7	Logic Power Domain PD3 Power Status Register (LOGICPDPWRSTAT1) .....	212
3.4.8	Logic Power Domain PD4 Power Status Register (LOGICPDPWRSTAT2) .....	213
3.4.9	Logic Power Domain PD5 Power Status Register (LOGICPDPWRSTAT3) .....	214
3.4.10	Memory Power Domain RAM_PD1 Power Status Register (MEMPDPWRSTAT0) .....	215
3.4.11	Memory Power Domain RAM_PD2 Power Status Register (MEMPDPWRSTAT1) .....	216
3.4.12	Memory Power Domain RAM_PD3 Power Status Register (MEMPDPWRSTAT2) .....	217
3.4.13	Global Control Register 1 (GLOBALCTRL1) .....	218
3.4.14	Global Status Register (GLOBALSTAT) .....	219
3.4.15	PSCON Diagnostic Compare Key Register (PRCKEYREG) .....	219
3.4.16	LogicPD PSCON Diagnostic Compare Status Register 1 (LPDDCSTAT1) .....	220
3.4.17	LogicPD PSCON Diagnostic Compare Status Register 2 (LPDDCSTAT2) .....	221
3.4.18	Memory PD PSCON Diagnostic Compare Status Register 1 (MPDDCSTAT1) .....	222
3.4.19	Memory PD PSCON Diagnostic Compare Status Register 2 (MPDDCSTAT2) .....	223
3.4.20	Isolation Diagnostic Status Register (ISODIAGSTAT) .....	224
<b>4</b>	<b>I/O Multiplexing and Control Module (IOMM)</b> .....	<b>225</b>
4.1	Overview .....	226
4.2	Main Features of I/O Multiplexing Module (IOMM) .....	226
4.3	Control of Multiplexed Functions .....	226
4.3.1	Control of Multiplexed Outputs .....	226
4.3.2	Control of Multiplexed Inputs .....	227
4.3.3	Control of Special Multiplexed Options .....	229
4.4	Safety Features .....	230
4.4.1	Locking Mechanism for Memory-Mapped Registers .....	230
4.4.2	Master ID Check .....	230
4.4.3	Error Conditions .....	230
4.5	IOMM Registers .....	231
4.5.1	REVISION_REG: Revision Register .....	231
4.5.2	ENDIAN_REG: Device Endianness Register .....	232
4.5.3	KICK_REG0: Kicker Register 0 .....	232
4.5.4	KICK_REG1: Kicker Register 1 .....	233
4.5.5	ERR_RAW_STATUS_REG: Error Raw Status / Set Register .....	234
4.5.6	ERR_ENABLED_STATUS_REG: Error Enabled Status / Clear Register .....	235
4.5.7	ERR_ENABLE_REG: Error Signaling Enable Register .....	236
4.5.8	ERR_ENABLE_CLR_REG: Error Signaling Enable Clear Register .....	237
4.5.9	FAULT_ADDRESS_REG: Fault Address Register .....	237
4.5.10	FAULT_STATUS_REG: Fault Status Register .....	238
4.5.11	FAULT_CLEAR_REG: Fault Clear Register .....	239
4.5.12	PINMMRnn: Pin Multiplexing Control Registers .....	239
4.6	Signal Multiplexing and Control .....	240
<b>5</b>	<b>F021 Flash Module Controller</b> .....	<b>244</b>
5.1	Overview .....	245
5.1.1	Features .....	245
5.1.2	Definition of Terms .....	245
5.1.3	F021 Flash Tools .....	246
5.2	Default Flash Configuration .....	246
5.3	SECDED .....	247

5.3.1	SECDED Initialization .....	247
5.3.2	ECC Encoding .....	248
5.3.3	Syndrome Table: Decode to Bit in Error .....	249
5.3.4	Syndrome Table: An Alternate Method .....	250
5.4	Memory Map .....	251
5.5	Power On, Power Off Considerations .....	252
5.5.1	Error Checking at Power On .....	252
5.5.2	Flash Integrity at Power Off .....	252
5.6	Emulation and SIL3 Diagnostic Modes .....	252
5.6.1	System Emulation .....	252
5.6.2	Diagnostic Mode .....	252
5.6.3	Diagnostic Mode Summary .....	256
5.6.4	Read Margin .....	257
5.7	Control Registers .....	257
5.7.1	Flash Option Control Register (FRDCNTL) .....	259
5.7.2	Flash Error Detection and Correction Control Register 1 (FEDACCTRL1) .....	260
5.7.3	Flash Error Correction and Correction Control Register 2 (FEDACCTRL2) .....	262
5.7.4	Flash Correctable Error Count Register (FCOR_ERR_CNT) .....	262
5.7.5	Flash Correctable Error Address Register (FCOR_ERR_ADD) .....	263
5.7.6	Flash Correctable Error Position Register (FCOR_ERR_POS) .....	264
5.7.7	Flash Error Detection and Correction Status Register (FEDACSTATUS) .....	265
5.7.8	Flash Un-Correctable Error Address Register (FUNC_ERR_ADD) .....	267
5.7.9	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS) .....	268
5.7.10	Primary Address Tag Register (FPRIM_ADD_TAG) .....	269
5.7.11	Duplicate Address Tag Register (FDUP_ADD_TAG) .....	269
5.7.12	Flash Bank Protection Register (FBPROT) .....	270
5.7.13	Flash Bank Sector Enable Register (FBSE) .....	270
5.7.14	Flash Bank Busy Register (FBBUSY) .....	271
5.7.15	Flash Bank Access Control Register (FBAC) .....	272
5.7.16	Flash Bank Fallback Power Register (FBFallback) .....	273
5.7.17	Flash Bank/Pump Ready Register (FBPRDY) .....	274
5.7.18	Flash Pump Access Control Register 1 (FPAC1) .....	275
5.7.19	Flash Pump Access Control Register 2 (FPAC2) .....	276
5.7.20	Flash Module Access Control Register (FMAC) .....	276
5.7.21	Flash Module Status Register (FMSTAT) .....	277
5.7.22	EEPROM Emulation Data MSW Register (FEMU_DMSW) .....	279
5.7.23	EEPROM Emulation Data LSW Register (FEMU_DLSW) .....	279
5.7.24	EEPROM Emulation ECC Register (FEMU_ECC) .....	280
5.7.25	Flash Lock Register (FLOCK) .....	280
5.7.26	EEPROM Emulation Address Register (FEMU_ADDR) .....	281
5.7.27	Diagnostic Control Register (FDIAGCTRL) .....	282
5.7.28	Uncorrected Raw Data High Register (FRAW_DATAH) .....	284
5.7.29	Uncorrected Raw Data Low Register (FRAW_DATAL) .....	285
5.7.30	Uncorrected Raw ECC Register (FRAW_ECC) .....	286
5.7.31	Parity Override Register (FPAR_OVR) .....	287
5.7.32	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS2) .....	288
5.7.33	FSM Register Write Enable (FSM_WR_ENA) .....	289
5.7.34	FSM Sector Register (FSM_SECTOR) .....	289
5.7.35	EEPROM Emulation Configuration Register (EEPROM_CONFIG) .....	290
5.7.36	EEPROM Emulation Error Detection and Correction Control Register 1 (EE_CTRL1) .....	291
5.7.37	EEPROM Emulation Error Correction and Correction Control Register 2 (EE_CTRL2) .....	293
5.7.38	EEPROM Emulation Correctable Error Count Register (EE_COR_ERR_CNT) .....	293
5.7.39	EEPROM Emulation Correctable Error Address Register (EE_COR_ERR_ADD) .....	294

5.7.40	EEPROM Emulation Correctable Error Position Register (EE_COR_ERR_POS) .....	295
5.7.41	EEPROM Emulation Error Status Register (EE_STATUS) .....	296
5.7.42	EEPROM Emulation Un-Correctable Error Address Register (EE_UNC_ERR_ADD) .....	297
5.7.43	Flash Bank Configuration Register (FCFG_BANK) .....	298
<b>6</b>	<b>Tightly-Coupled RAM (TCRAM) Module .....</b>	<b>299</b>
6.1	Overview .....	300
6.1.1	B0TCM and B1TCM Connection Diagram .....	300
6.1.2	Main Features .....	300
6.2	RAM Memory Map .....	301
6.3	Safety Features .....	302
6.3.1	Support for Cortex-R4F CPU's Single-Error-Correction Double-Error-Detection (SECDED) .....	302
6.3.2	Support for Cortex-R4F CPU's Address and Control Bus Parity Checking .....	303
6.3.3	Redundant Address Decode .....	303
6.4	TCRAM Auto-Initialization .....	303
6.5	Trace Module Support .....	304
6.6	Emulation / Debug Mode Behavior .....	304
6.7	Control and Status Registers .....	304
6.7.1	TCRAM Module Control Register (RAMCTRL) .....	305
6.7.2	TCRAM Module Single-Bit Error Correction Threshold Register (RAMTHRESHOLD) .....	306
6.7.3	TCRAM Module Single-Bit Error Occurrences Counter Register (RAMOCCUR) .....	307
6.7.4	TCRAM Module Interrupt Control Register (RAMINTCTRL) .....	307
6.7.5	TCRAM Module Error Status Register (RAMERRSTATUS) .....	308
6.7.6	TCRAM Module Single-Bit Error Address Register (RAMSERRADDR) .....	309
6.7.7	TCRAM Module Uncorrectable Error Address Register (RAMUERRADDR) .....	310
6.7.8	TCRAM Module Test Mode Control Register (RAMTEST) .....	311
6.7.9	TCRAM Module Test Mode Vector Register (RAMADDRDECVECT) .....	312
6.7.10	TCRAM Module Parity Error Address Register (RAMPERRADDR) .....	312
<b>7</b>	<b>Programmable Built-In Self-Test (PBIST) Module .....</b>	<b>313</b>
7.1	Overview .....	314
7.1.1	Features of PBIST .....	314
7.1.2	PBIST vs. Application Software-Based Testing .....	314
7.1.3	PBIST Block Diagram .....	314
7.2	RAM Grouping and Algorithm .....	315
7.3	PBIST Flow .....	316
7.3.1	PBIST Sequence .....	317
7.4	Memory Test Algorithms on the On-chip ROM .....	318
7.5	PBIST Control Registers .....	320
7.5.1	RAM Configuration Register (RAMT) .....	321
7.5.2	Datalogger Register (DLR) .....	321
7.5.3	PBIST Activate/ROM Clock Enable Register (PACT) .....	322
7.5.4	PBIST ID Register .....	323
7.5.5	Override Register (OVER) .....	323
7.5.6	Fail Status Fail Registers (FSRF0 and FSRF1) .....	324
7.5.7	Fail Status Count Registers (FSRC0 and FSRC1) .....	325
7.5.8	Fail Status Address Registers (FSRA0 and FSRA1) .....	326
7.5.9	Fail Status Data Registers (FSRDL0 and FSRDL1) .....	327
7.5.10	ROM Mask Register (ROM) .....	328
7.5.11	ROM Algorithm Mask Register (ALGO) .....	328
7.5.12	RAM Info Mask Lower Register (RINFOL) .....	329
7.5.13	RAM Info Mask Upper Register (RINFOU) .....	330
7.6	PBIST Configuration Example .....	331
7.6.1	Example 1 : Configuration of PBIST Controller to Run Self-Test on RAM Group 3 .....	331
7.6.2	Example 2 : Configuration of PBIST Controller to Run Self-Test on ALL RAM Groups .....	332

<b>8</b>	<b>CPU Self-Test Controller (STC) Module .....</b>	<b>333</b>
8.1	General Description .....	334
8.1.1	CPU Self-Test Controller Features .....	334
8.1.2	STC Block Diagram .....	334
8.2	Application Self-Test Flow .....	336
8.2.1	STC Module Configuration .....	336
8.2.2	Context Saving .....	336
8.2.3	Entering CPU Idle Mode .....	336
8.2.4	Self-Test Completion and Error Generation .....	337
8.3	STC Test Coverage and Duration .....	338
8.4	STC Control Registers .....	339
8.4.1	STC Global Control Register 0 (STCGCR0) .....	340
8.4.2	STC Global Control Register 1 (STCGCR1) .....	340
8.4.3	Self-Test Run Timeout Counter Preload Register (STCTPR) .....	341
8.4.4	STC Current ROM Address Register (STC_CADDR) .....	341
8.4.5	STC Current Interval Count Register (STCCICR) .....	342
8.4.6	Self-Test Global Status Register (STCGSTAT) .....	342
8.4.7	Self-Test Fail Status Register (STCFSTAT) .....	343
8.4.8	CPU1 Current MISR Register (CPU1_CURMISR[3:0]) .....	344
8.4.9	CPU2_CURMISR[3:0] (CPU2 Current MISR Register) .....	345
8.4.10	STCSCSCR (Signature Compare Self-Check Register) .....	346
8.5	STC Configuration Example .....	347
8.5.1	Example 1: Self-Test Run for 24 Interval .....	347
<b>9</b>	<b>CPU Compare Module for Cortex™-R4F (CCM-R4F) .....</b>	<b>348</b>
9.1	Main Features .....	349
9.2	Block Diagram .....	349
9.3	Module Operation .....	350
9.3.1	1oo1D Lock Step Mode .....	350
9.3.2	Self-Test Mode .....	350
9.3.3	Error Forcing Mode .....	352
9.3.4	Self-Test Error Forcing Mode .....	352
9.3.5	Operation During CPU Debug Mode .....	353
9.4	Control Registers .....	353
9.4.1	CCM-R4F Status Register (CCMSR) .....	354
9.4.2	CCM-R4F Key Register (CCMKEYR) .....	355
<b>10</b>	<b>Oscillator and PLL .....</b>	<b>356</b>
10.1	Introduction .....	357
10.1.1	Features .....	357
10.2	Quick Start .....	358
10.3	Oscillator .....	359
10.3.1	Oscillator Implementation .....	360
10.3.2	Oscillator Enable .....	360
10.3.3	Oscillator Disable .....	360
10.4	Low Power Oscillator and Clock Detect (LPOCLKDET) .....	361
10.4.1	Clock Detect .....	361
10.4.2	Behavior on Oscillator Failure .....	361
10.4.3	Recovery from Oscillator Failure .....	362
10.4.4	LPOCLKDET Enable .....	362
10.4.5	LPOCLKDET Disable .....	362
10.4.6	Trimming the HF LPO Oscillator .....	363
10.5	PLL .....	364
10.5.1	Modulation .....	365

---

10.5.2	PLL Output Control .....	366
10.5.3	Behavior on PLL Fail .....	369
10.5.4	Recovery From a PLL Failure .....	370
10.5.5	PLL Modulation Depth Measurement .....	370
10.5.6	PLL Frequency Measurement Circuit .....	371
10.5.7	PLL2 .....	371
10.6	Control Registers .....	372
10.6.1	PLL Control 1 Register (PLLCTL1) .....	373
10.6.2	PLL Control 2 Register (PLLCTL2) .....	374
10.6.3	PLL Control 3 Register (PLLCTL3) .....	376
10.6.4	PLL1 Clock Slip Control Register (CLKSLIP) .....	377
10.6.5	General Purpose Register1 (GPREG1) .....	378
10.6.6	PLL Modulation Depth Measurement Control Register (SSWPLL1) .....	379
10.6.7	SSW PLL BIST Control Register 2 (SSWPLL2) .....	380
10.6.8	SSW PLL BIST Control Register 3 (SSWPLL3) .....	381
10.6.9	LPO/Clock Monitor Control Register (LPOMONCTL) .....	381
10.6.10	Clock Test Register (CLKTEST) .....	384
10.7	Phase-Locked Loop Theory of Operation .....	385
10.7.1	Phase-Frequency Detector .....	385
10.7.2	Charge Pump and Loop Filter .....	386
10.7.3	Voltage-Controlled Oscillator .....	386
10.7.4	Frequency Modulation .....	387
10.8	Programming Example .....	388
<b>11</b>	<b>Dual-Clock Comparator (DCC) Module .....</b>	<b>390</b>
11.1	Introduction .....	391
11.1.1	Main Features .....	391
11.1.2	Block Diagram .....	391
11.2	Module Operation .....	392
11.2.1	Continuous Monitoring Mode .....	392
11.2.2	Single-Shot Measurement Mode .....	395
11.3	Clock Source Selection for Counter0 and Counter1 .....	396
11.4	DCC Control Registers .....	397
11.4.1	DCC Global Control Register (DCCGCTRL) .....	398
11.4.2	DCC Revision Id Register (DCCREV) .....	399
11.4.3	DCC Counter0 Seed Register (DCCCNT0SEED) .....	399
11.4.4	DCC Valid0 Seed Register (DCCVALID0SEED) .....	400
11.4.5	DCC Counter1 Seed Register (DCCCNT1SEED) .....	400
11.4.6	DCC Status Register (DCCSTAT) .....	401
11.4.7	DCC Counter0 Value Register (DCCCNT0) .....	401
11.4.8	DCC Valid0 Value Register (DCCVALID0) .....	402
11.4.9	DCC Counter1 Value Register (DCCCNT1) .....	402
11.4.10	DCC Counter1 Clock Source Selection Register (DCCCNT1CLKSRC) .....	403
11.4.11	DCC Counter0 Clock Source Selection Register (DCCCNT0CLKSRC) .....	403
<b>12</b>	<b>Error Signaling Module (ESM) .....</b>	<b>404</b>
12.1	Overview .....	405
12.1.1	Feature List .....	405
12.1.2	Block Diagram .....	405
12.2	Module Operation .....	407
12.2.1	Reset Behavior .....	407
12.2.2	ERROR Pin Timing .....	407
12.2.3	Forcing an Error Condition .....	409
12.3	Recommended Programming Procedure .....	410
12.4	Control Registers .....	411

12.4.1	ESM Enable ERROR Pin Action/Response Register 1 (ESMEEPAPR1) .....	412
12.4.2	ESM Disable ERROR Pin Action/Response Register 1 (ESMDEPAPR1) .....	412
12.4.3	ESM Interrupt Enable Set/Status Register 1 (ESMIESR1) .....	413
12.4.4	ESM Interrupt Enable Clear/Status Register 1 (ESMIECR1) .....	413
12.4.5	ESM Interrupt Level Set/Status Register 1 (ESMILSR1) .....	414
12.4.6	ESM Interrupt Level Clear/Status Register 1 (ESMILCR1) .....	414
12.4.7	ESM Status Register 1 (ESMSR1) .....	415
12.4.8	ESM Status Register 2 (ESMSR2) .....	415
12.4.9	ESM Status Register 3 (ESMSR3) .....	416
12.4.10	ESM ERROR Pin Status Register (ESMEPSR) .....	416
12.4.11	ESM Interrupt Offset High Register (ESMIOFFHR) .....	417
12.4.12	ESM Interrupt Offset Low Register (ESMIOFFLR) .....	418
12.4.13	ESM Low-Time Counter Register (ESMLTCR) .....	419
12.4.14	ESM Low-Time Counter Preload Register (ESMLTCP) .....	419
12.4.15	ESM Error Key Register (ESMEKR) .....	420
12.4.16	ESM Status Shadow Register 2 (ESMSSR2) .....	420
12.4.17	ESM Influence ERROR Pin Set/Status Register 4 (ESMIEPSR4) .....	421
12.4.18	ESM Influence ERROR Pin Clear/Status Register 4 (ESMIEPCR4) .....	421
12.4.19	ESM Interrupt Enable Set/Status Register 4 (ESMIESR4) .....	422
12.4.20	ESM Interrupt Enable Clear/Status Register 4 (ESMIECR4) .....	422
12.4.21	ESM Interrupt Level Set/Status Register 4 (ESMILSR4) .....	423
12.4.22	ESM Interrupt Level Clear/Status Register 4 (ESMILCR4) .....	423
12.4.23	ESM Status Register 4 (ESMSR4) .....	424
<b>13</b>	<b>Real-Time Interrupt (RTI) Module .....</b>	<b>425</b>
13.1	Overview .....	426
13.1.1	Features .....	426
13.1.2	Industry Standard Compliance Statement .....	426
13.2	Module Operation .....	427
13.2.1	Counter Operation .....	427
13.2.2	Interrupt/DMA Requests .....	429
13.2.3	RTI Clocking .....	430
13.2.4	Synchronizing Timer Events to Network Time (NTU) .....	430
13.2.5	Digital Watchdog (DWD) .....	433
13.2.6	Low Power Modes .....	436
13.2.7	Halting Debug Mode Behaviour .....	436
13.3	Control Registers .....	437
13.3.1	RTI Global Control Register (RTIGCTRL) .....	438
13.3.2	RTI Timebase Control Register (RTITBCTRL) .....	439
13.3.3	RTI Capture Control Register (RTICAPCTRL) .....	440
13.3.4	RTI Compare Control Register (RTICOMPCTRL) .....	441
13.3.5	RTI Free Running Counter 0 Register (RTIFRC0) .....	442
13.3.6	RTI Up Counter 0 Register (RTIUC0) .....	442
13.3.7	RTI Compare Up Counter 0 Register (RTICPUC0) .....	443
13.3.8	RTI Capture Free Running Counter 0 Register (RTCAFRC0) .....	443
13.3.9	RTI Capture Up Counter 0 Register (RTCAUC0) .....	444
13.3.10	RTI Free Running Counter 1 Register (RTIFRC1) .....	444
13.3.11	RTI Up Counter 1 Register (RTIUC1) .....	445
13.3.12	RTI Compare Up Counter 1 Register (RTICPUC1) .....	445
13.3.13	RTI Capture Free Running Counter 1 Register (RTCAFRC1) .....	447
13.3.14	RTI Capture Up Counter 1 Register (RTCAUC1) .....	447
13.3.15	RTI Compare 0 Register (RTICOMP0) .....	448
13.3.16	RTI Update Compare 0 Register (RTIUDCP0) .....	448
13.3.17	RTI Compare 1 Register (RTICOMP1) .....	449

13.3.18	RTI Update Compare 1 Register (RTIUDCP1) .....	449
13.3.19	RTI Compare 2 Register (RTICOMP2) .....	450
13.3.20	RTI Update Compare 2 Register (RTIUDCP2) .....	450
13.3.21	RTI Compare 3 Register (RTICOMP3) .....	451
13.3.22	RTI Update Compare 3 Register (RTIUDCP3) .....	451
13.3.23	RTI Timebase Low Compare Register (RTITBLCOMP) .....	452
13.3.24	RTI Timebase High Compare Register (RTITBHCMP) .....	452
13.3.25	RTI Set Interrupt Enable Register (RTISETINTENA) .....	453
13.3.26	RTI Clear Interrupt Enable Register (RTICLEARINTENA) .....	455
13.3.27	RTI Interrupt Flag Register (RTIINTFLAG) .....	457
13.3.28	Digital Watchdog Control Register (RTIDWDCTRL) .....	458
13.3.29	Digital Watchdog Preload Register (RTIDWDPRLD) .....	459
13.3.30	Watchdog Status Register (RTIWDSSTATUS) .....	460
13.3.31	RTI Watchdog Key Register (RTIWDKEY) .....	461
13.3.32	RTI Digital Watchdog Down Counter (RTIDWDCNTR) .....	462
13.3.33	Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL) .....	462
13.3.34	Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL) .....	463
<b>14</b>	<b>Cyclic Redundancy Check (CRC) Controller Module .....</b>	<b>464</b>
14.1	Overview .....	465
14.1.1	Features .....	465
14.1.2	Block Diagram .....	465
14.2	Module Operation .....	467
14.2.1	General Operation .....	467
14.2.2	CRC Modes of Operation .....	467
14.2.3	PSA Signature Register .....	468
14.2.4	PSA Sector Signature Register .....	469
14.2.5	CRC Value Register .....	470
14.2.6	Raw Data Register .....	470
14.2.7	Example DMA Controller Setup .....	470
14.2.8	Pattern Count Register .....	472
14.2.9	Sector Count Register/Current Sector Register .....	472
14.2.10	Interrupt .....	473
14.2.11	CPU Data Trace .....	476
14.2.12	Power Down Mode .....	477
14.2.13	Emulation .....	477
14.2.14	Peripheral Bus Interface .....	477
14.3	Example .....	477
14.3.1	Example: Auto Mode Using Time Based Event Triggering .....	477
14.3.2	Example: Auto Mode Without Using Time Based Triggering .....	478
14.3.3	Example: Semi-CPU Mode .....	479
14.3.4	Example: Full-CPU Mode .....	479
14.4	CRC Control Registers .....	480
14.4.1	CRC Global Control Register 0 (CRC_CTRL0) .....	481
14.4.2	CRC Global Control Register (CRC_CTRL1) .....	481
14.4.3	CRC Global Control Register 2 (CRC_CTRL2) .....	482
14.4.4	CRC Interrupt Enable Set Register (CRC_INTS) .....	483
14.4.5	CRC Interrupt Enable Reset Register (CRC_INTR) .....	486
14.4.6	CRC Interrupt Status Register (CRC_STATUS) .....	489
14.4.7	CRC Interrupt Offset (CRC_INT_OFFSET_REG) .....	490
14.4.8	CRC Busy Register (CRC_BUSY) .....	491
14.4.9	CRC Pattern Counter Preload Register 1 (CRC_PCOUNT_REG1) .....	491
14.4.10	CRC Sector Counter Preload Register 1 (CRC_SCOUNT_REG1) .....	492
14.4.11	CRC Current Sector Register 1 (CRC_CURSEC_REG1) .....	492

14.4.12	CRC Channel 1 Watchdog Timeout Preload Register A (CRC_WDТОPLD1) .....	493
14.4.13	CRC Channel 1 Block Complete Timeout Preload Register B (CRC_BCTOPLD1) .....	493
14.4.14	Channel 1 PSA Signature Low Register (PSA_SIGREGL1) .....	494
14.4.15	Channel 1 PSA Signature High Register (PSA_SIGREGH1) .....	494
14.4.16	Channel 1 CRC Value Low Register (CRC_REGL1) .....	494
14.4.17	Channel 1 CRC Value High Register (CRC_REGH1) .....	495
14.4.18	Channel 1 PSA Sector Signature Low Register (PSA_SECSIGREGL1) .....	495
14.4.19	Channel 1 PSA Sector Signature High Register (PSA_SECSIGREGH1) .....	495
14.4.20	Channel 1 Raw Data Low Register (RAW_DATAREGL1) .....	496
14.4.21	Channel 1 Raw Data High Register (RAW_DATAREGH1) .....	496
14.4.22	CRC Pattern Counter Preload Register 2 (CRC_PCOUNT_REG2) .....	496
14.4.23	CRC Sector Counter Preload Register 2 (CRC_SCOUNT_REG2) .....	497
14.4.24	CRC Current Sector Register 2 (CRC_CURSEC_REG2) .....	497
14.4.25	CRC Channel 2 Watchdog Timeout Preload Register A (CRC_WDТОPLD2) .....	498
14.4.26	CRC Channel 2 Block Complete Timeout Preload Register B (CRC_BCTOPLD2) .....	498
14.4.27	Channel 2 PSA Signature Low Register (PSA_SIGREGL2) .....	499
14.4.28	Channel 2 PSA Signature High Register (PSA_SIGREGH2) .....	499
14.4.29	Channel 2 CRC Value Low Register (CRC_REGL2) .....	499
14.4.30	Channel 2 CRC Value High Register (CRC_REGH2) .....	500
14.4.31	Channel 2 PSA Sector Signature Low Register (PSA_SECSIGREGL2) .....	500
14.4.32	Channel 2 PSA Sector Signature High Register (PSA_SECSIGREGH2) .....	500
14.4.33	Channel 2 Raw Data Low Register (RAW_DATAREGL2) .....	501
14.4.34	Channel 2 Raw Data High Register (RAW_DATAREGH2) .....	501
14.4.35	Data Bus Selection Register (CRC_TRACE_BUS_SEL) .....	502
<b>15</b>	<b>Vectored Interrupt Manager (VIM) Module .....</b>	<b>503</b>
15.1	Overview .....	504
15.2	Device Level Interrupt Management .....	505
15.2.1	Interrupt Generation at the Peripheral .....	505
15.2.2	Interrupt Handling at the CPU .....	506
15.2.3	Software Interrupt Handling Options .....	506
15.3	Interrupt Handling Inside VIM .....	507
15.3.1	VIM Interrupt Channel Mapping .....	508
15.3.2	VIM Input Channel Management .....	510
15.4	Interrupt Vector Table (VIM RAM) .....	511
15.4.1	Interrupt Vector Table Operation .....	511
15.4.2	Enabling and Controlling the VIM Parity .....	512
15.4.3	Interrupt Vector Table Initialization .....	512
15.4.4	Interrupt Vector Table Parity Testing .....	512
15.5	VIM Wakeup Interrupt .....	514
15.6	Capture Event Sources .....	515
15.7	Examples .....	515
15.7.1	Examples - Configure CPU To Receive Interrupts .....	515
15.7.2	Examples - Register Vector Interrupt and Index Interrupt Handling .....	516
15.8	Registers .....	518
15.8.1	Interrupt Vector Table Parity Flag Register (PARFLG) .....	519
15.8.2	Interrupt Vector Table Parity Control Register (PARCTL) .....	519
15.8.3	Address Parity Error Register (ADDERR) .....	520
15.8.4	Fall-Back Address Parity Error Register (FBPARERR) .....	520
15.8.5	VIM Offset Vector Registers .....	521
15.8.6	IRQ Index Offset Vector Register (IRQINDEX) .....	522
15.8.7	FIQ Index Offset Vector Registers (FIQINDEX) .....	522
15.8.8	FIQ/IRQ Program Control Registers[0] (FIRQPR[0]) .....	523
15.8.9	Pending Interrupt Read Location Registers[0] (INTREQ[0]) .....	524

---

15.8.10	Interrupt Enable Set Registers[0] (REQENASET[0]) .....	525
15.8.11	Interrupt Enable Clear Registers[0] (REQENACLR[0]) .....	526
15.8.12	Wake-Up Enable Set Registers[0] (WAKEENASET[0]) .....	527
15.8.13	Wake-Up Enable Clear Registers[0] (WAKEENACLR[0]) .....	528
15.8.14	IRQ Interrupt Vector Register (IRQVECREG) .....	529
15.8.15	FIQ Interrupt Vector Register (FIQVECREG) .....	529
15.8.16	Capture Event Register (CAPEVT) .....	530
15.8.17	VIM Interrupt Control Register[0:31] (CHANCTRL[0:23]) .....	531
<b>16</b>	<b>Direct Memory Access Controller (DMA) Module .....</b>	<b>533</b>
16.1	Overview .....	534
16.1.1	Main Features .....	534
16.2	Module Operation .....	535
16.2.1	Memory Space .....	535
16.2.2	DMA Data Access .....	535
16.2.3	Addressing Modes .....	535
16.2.4	DMA Channel Control Packets .....	536
16.2.5	Priority Queue .....	540
16.2.6	Data Packing and Unpacking .....	542
16.2.7	DMA Request .....	544
16.2.8	Auto-Initiation .....	545
16.2.9	Interrupts .....	545
16.2.10	Debugging .....	547
16.2.11	Power Management .....	547
16.2.12	FIFO Buffer .....	548
16.2.13	Channel Chaining .....	548
16.2.14	Memory Protection .....	549
16.2.15	Parity Checking .....	550
16.2.16	Parity Testing .....	551
16.2.17	Initializing RAM with Parity .....	551
16.3	Control Registers and Control Packets .....	552
16.3.1	Global Configuration Registers .....	555
16.3.2	Channel Configuration .....	597
<b>17</b>	<b>External Memory Interface (EMIF) .....</b>	<b>603</b>
17.1	Introduction .....	604
17.1.1	Purpose of the Peripheral .....	604
17.1.2	Features .....	604
17.1.3	Functional Block Diagram .....	605
17.2	EMIF Module Architecture .....	606
17.2.1	EMIF Clock Control .....	606
17.2.2	EMIF Requests .....	606
17.2.3	EMIF Signal Descriptions .....	606
17.2.4	EMIF Signal Multiplexing Control .....	607
17.2.5	SDRAM Controller and Interface .....	608
17.2.6	Asynchronous Controller and Interface .....	620
17.2.7	Data Bus Parking .....	632
17.2.8	Reset and Initialization Considerations .....	633
17.2.9	Interrupt Support .....	633
17.2.10	DMA Event Support .....	634
17.2.11	EMIF Signal Multiplexing .....	634
17.2.12	Memory Map .....	634
17.2.13	Priority and Arbitration .....	634
17.2.14	System Considerations .....	636
17.2.15	Power Management .....	637

17.2.16	Emulation Considerations .....	637
17.3	Registers .....	638
17.3.1	Module ID Register (MIDR) .....	638
17.3.2	Asynchronous Wait Cycle Configuration Register (AWCC) .....	639
17.3.3	SDRAM Configuration Register (SDCR) .....	640
17.3.4	SDRAM Refresh Control Register (SDRCR) .....	641
17.3.5	Asynchronous $n$ Configuration Registers (CE2CFG-CE5CFG) .....	642
17.3.6	SDRAM Timing Register (SDTIMR) .....	643
17.3.7	SDRAM Self Refresh Exit Timing Register (SDSRETR) .....	644
17.3.8	EMIF Interrupt Raw Register (INTRAW) .....	645
17.3.9	EMIF Interrupt Masked Register (INTMSK) .....	646
17.3.10	EMIF Interrupt Mask Set Register (INTMSKSET) .....	647
17.3.11	EMIF Interrupt Mask Clear Register (INTMSKCLR) .....	648
17.3.12	Page Mode Control Register (PMCR) .....	649
17.4	Example Configuration .....	650
17.4.1	Hardware Interface .....	650
17.4.2	Software Configuration .....	650
<b>18</b>	<b>Parameter Overlay Module (POM)</b> .....	<b>658</b>
18.1	Introduction .....	659
18.1.1	Main Features .....	659
18.1.2	Block Diagram .....	659
18.2	Module Operation .....	660
18.2.1	Decode Regions .....	660
18.2.2	Bus Errors on Accesses via POM .....	660
18.3	Control Registers .....	661
18.3.1	POM Global Control Register (POMGLBCTRL) .....	662
18.3.2	POM Revision ID (POMREV) .....	663
18.3.3	POM Clock Gate Control Register (POMCLKCTRL) .....	663
18.3.4	POM Status Register (POMFLG) .....	664
18.3.5	POM Program Region Start Address Register x (POMPROGSTARTx) .....	665
18.3.6	POM Overlay Region Start Address Register x (POMOVLSTARTx) .....	665
18.3.7	POM Region Size Register x (POMREGSIZEx) .....	666
18.3.8	POM Integration Control Register (POMITCTRL) .....	666
18.3.9	POM Claim Set Register (POMCLAIMSET) .....	667
18.3.10	POM Claim Clear Register (POMCLAIMCLR) .....	668
18.3.11	POM Lock Access Register (POMLOCKACCESS) .....	669
18.3.12	POM Lock Status Register (POMLOCKSTATUS) .....	669
18.3.13	POM Authentication Status Register (POMAUTHSTATUS) .....	669
18.3.14	POM Device ID Register (POMDEVID) .....	670
18.3.15	POM Device Type Register (POMDEVTYPE) .....	670
18.3.16	POM Peripheral ID 4 Register (POMPERIPHERALID4) .....	671
18.3.17	POM Peripheral ID 5 Register (POMPERIPHERALID5) .....	671
18.3.18	POM Peripheral ID 6 Register (POMPERIPHERALID6) .....	672
18.3.19	POM Peripheral ID 7 Register (POMPERIPHERALID7) .....	672
18.3.20	POM Peripheral ID 0 Register (POMPERIPHERALID0) .....	673
18.3.21	POM Peripheral ID 1 Register (POMPERIPHERALID1) .....	673
18.3.22	POM Peripheral ID 2 Register (POMPERIPHERALID2) .....	674
18.3.23	POM Peripheral ID 3 Register (POMPERIPHERALID3) .....	674
18.3.24	POM Component ID 0 Register (POMCOMPONENTID0) .....	675
18.3.25	POM Component ID 1 Register (POMCOMPONENTID1) .....	675
18.3.26	POM Component ID 2 Register (POMCOMPONENTID2) .....	676
18.3.27	POM Component ID 3 Register (POMCOMPONENTID3) .....	676
<b>19</b>	<b>Analog To Digital Converter (ADC) Module</b> .....	<b>677</b>

---

19.1	Overview .....	678
19.2	Introduction .....	679
19.2.1	Input Multiplexor .....	680
19.2.2	Self-Test and Calibration Cell .....	680
19.2.3	Analog-to-Digital Converter Core .....	680
19.2.4	Sequencer .....	681
19.2.5	Conversion Groups .....	681
19.3	Basic Features and Usage of the ADC .....	682
19.3.1	How to Select Between 12-bit and 10-bit Resolutions .....	682
19.3.2	How to Set Up the ADCLK Speed .....	682
19.3.3	How to Set Up the Input Channel Acquisition Time .....	682
19.3.4	How to Select an Input Channel for Conversion .....	682
19.3.5	How to Select Between Single Conversion Sequence or Continuous Conversions .....	682
19.3.6	How to Start a Conversion .....	683
19.3.7	How to Know When the Group Conversion is Completed .....	683
19.3.8	How Results are Stored in the Results' Memory .....	683
19.3.9	How to Read the Results from the Results' Memory .....	684
19.3.10	How to Stop a Conversion .....	687
19.3.11	Example Sequence for Basic Configuration of ADC Module .....	687
19.4	Advanced Conversion Group Configuration Options .....	688
19.4.1	Group Trigger Options .....	688
19.4.2	Single or Continuous Conversion Modes .....	688
19.4.3	Conversion Group Freeze Capability .....	689
19.4.4	Conversion Group Memory Overrun Option .....	690
19.4.5	Response on Writing Non-Zero Value to Conversion Group's Channel Select Register .....	690
19.4.6	Conversion Result Size on Reading: 8-bit, 10-bit or 12-bit .....	690
19.4.7	Option to Read Group Channel Id Along with Conversion Result .....	691
19.5	ADC Module Basic Interrupts .....	692
19.5.1	Group Conversion End Interrupt .....	692
19.5.2	Group Memory Threshold Interrupt .....	692
19.5.3	Group Memory Overrun Interrupt .....	692
19.6	ADC Module DMA Requests .....	693
19.6.1	DMA Request for Each Conversion Result Written to the Results' Memory .....	693
19.6.2	DMA Request for a Fixed Number of Conversion Results .....	693
19.7	ADC Magnitude Threshold Interrupts .....	694
19.7.1	Magnitude Threshold Interrupt Configuration .....	694
19.7.2	Magnitude Threshold Interrupt Comparison Mask Configuration .....	694
19.7.3	Magnitude Threshold Interrupt Enable / Disable Control .....	694
19.7.4	Magnitude Threshold Interrupt Flags .....	694
19.7.5	Magnitude Threshold Interrupt Offset Register .....	694
19.8	ADC Special Modes .....	695
19.8.1	ADC Error Calibration Mode .....	695
19.8.2	ADC Self-Test Mode .....	698
19.8.3	ADC Power-Down Mode .....	700
19.8.4	ADC Sample Capacitor Discharge Mode .....	701
19.9	ADC Results' RAM Special Features .....	702
19.9.1	ADC Results' RAM Auto-Initialization .....	702
19.9.2	ADC Results' RAM Test Mode .....	702
19.9.3	ADC Results' RAM Parity .....	702
19.10	ADEVT Pin General Purpose I/O Functionality .....	704
19.10.1	GPIO Functionality .....	704
19.10.2	Summary .....	705
19.11	ADC Control Registers .....	706

19.11.1	ADC Reset Control Register (ADRSTCR) .....	708
19.11.2	ADC Operating Mode Control Register (ADOPMODECR) .....	708
19.11.3	ADC Clock Control Register (ADCLOCKCR) .....	710
19.11.4	ADC Calibration Mode Control Register (ADCALCR) .....	710
19.11.5	ADC Event Group Operating Mode Control Register (ADEVMODECR) .....	712
19.11.6	ADC Group1 Operating Mode Control Register (ADG1MODECR) .....	714
19.11.7	ADC Group2 Operating Mode Control Register (ADG2MODECR) .....	716
19.11.8	ADC Event Group Trigger Source Select Register (ADEVSRC) .....	718
19.11.9	ADC Group1 Trigger Source Select Register (ADG1SRC) .....	719
19.11.10	ADC Group2 Trigger Source Select Register (ADG2SRC) .....	720
19.11.11	ADC Event Interrupt Enable Control Register (ADEVINTENA) .....	721
19.11.12	ADC Group1 Interrupt Enable Control Register (ADG1INTENA) .....	722
19.11.13	ADC Group2 Interrupt Enable Control Register (ADG2INTENA) .....	723
19.11.14	ADC Event Group Interrupt Flag Register (ADEVINTFLG) .....	724
19.11.15	ADC Group1 Interrupt Flag Register (ADG1INTFLG) .....	725
19.11.16	ADC Group2 Interrupt Flag Register (ADG2INTFLG) .....	726
19.11.17	ADC Event Group Threshold Interrupt Control Register (ADEVTHRINTCR) .....	727
19.11.18	ADC Group1 Threshold Interrupt Control Register (ADG1THRINTCR) .....	727
19.11.19	ADC Group2 Threshold Interrupt Control Register (ADG2THRINTCR) .....	728
19.11.20	ADC Event Group DMA Control Register (ADEVDMACR) .....	729
19.11.21	ADC Group1 DMA Control Register (ADG1DMACR) .....	730
19.11.22	ADC Group2 DMA Control Register (ADG2DMACR) .....	731
19.11.23	ADC Results Memory Configuration Register (ADBNDCR) .....	732
19.11.24	ADC Results Memory Size Configuration Register (ADBNDEND) .....	733
19.11.25	ADC Event Group Sampling Time Configuration Register (ADEVSAMP) .....	734
19.11.26	ADC Group1 Sampling Time Configuration Register (ADG1SAMP) .....	734
19.11.27	ADC Group2 Sampling Time Configuration Register (ADG2SAMP) .....	735
19.11.28	ADC Event Group Status Register (ADEVSR) .....	736
19.11.29	ADC Group1 Status Register (ADG1SR) .....	737
19.11.30	ADC Group2 Status Register (ADG2SR) .....	738
19.11.31	ADC Event Group Channel Select Register (ADEVSEL) .....	739
19.11.32	ADC Group1 Channel Select Register (ADG1SEL) .....	740
19.11.33	ADC Group2 Channel Select Register (ADG2SEL) .....	741
19.11.34	ADC Calibration and Error Offset Correction Register (ADCALR) .....	742
19.11.35	ADC State Machine Status Register (ADSMSTATE) .....	742
19.11.36	ADC Channel Last Conversion Value Register (ADLASTCONV) .....	743
19.11.37	ADC Event Group Results' FIFO Register (ADEVBUFFER) .....	744
19.11.38	ADC Group1 Results FIFO Register (ADG1BUFFER) .....	745
19.11.39	ADC Group2 Results FIFO Register (ADG2BUFFER) .....	746
19.11.40	ADC Event Group Results Emulation FIFO Register (ADEVEMUBUFFER) .....	747
19.11.41	ADC Group1 Results Emulation FIFO Register (ADG1EMUBUFFER) .....	747
19.11.42	ADC Group2 Results Emulation FIFO Register (ADG2EMUBUFFER) .....	747
19.11.43	ADC ADEVT Pin Direction Control Register (ADEVTDIR) .....	747
19.11.44	ADC ADEVT Pin Output Value Control Register (ADEVTOUT) .....	748
19.11.45	ADC ADEVT Pin Input Value Register (ADEVTIN) .....	748
19.11.46	ADC ADEVT Pin Set Register (ADEVTSET) .....	749
19.11.47	ADC ADEVT Pin Clear Register (ADEVTCLR) .....	749
19.11.48	ADC ADEVT Pin Open Drain Enable Register (ADEVTPDR) .....	750
19.11.49	ADC ADEVT Pin Pull Control Disable Register (ADEVTPDIS) .....	750
19.11.50	ADC ADEVT Pin Pull Control Select Register (ADEVTPSEL) .....	751
19.11.51	ADC Event Group Sample Cap Discharge Control Register (ADEVSAMPDISEN) .....	751
19.11.52	ADC Group1 Sample Cap Discharge Control Register (ADG1SAMPDISEN) .....	752
19.11.53	ADC Group2 Sample Cap Discharge Control Register (ADG2SAMPDISEN) .....	753

19.11.54	ADC Magnitude Compare Interrupt Control Registers (ADMAGINTxCR) .....	754
19.11.55	ADC Magnitude Compare Interruptx Mask Register (ADMAGINTxMASK) .....	755
19.11.56	ADC Magnitude Compare Interrupt Enable Set Register (ADMAGINTENASET) .....	755
19.11.57	ADC Magnitude Compare Interrupt Enable Clear Register (ADMAGINTENACLR) .....	756
19.11.58	ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG) .....	756
19.11.59	ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF) .....	757
19.11.60	ADC Event Group FIFO Reset Control Register (ADEVFIFORESETCR) .....	757
19.11.61	ADC Group1 FIFO Reset Control Register (ADG1FIFORESETCR) .....	758
19.11.62	ADC Group2 FIFO Reset Control Register (ADG2FIFORESETCR) .....	758
19.11.63	ADC Event Group RAM Write Address Register (ADEVRAMWRADDR) .....	759
19.11.64	ADC Group1 RAM Write Address Register (ADG1RAMWRADDR) .....	759
19.11.65	ADC Group2 RAM Write Address Register (ADG2RAMWRADDR) .....	760
19.11.66	ADC Parity Control Register (ADPARCR) .....	760
19.11.67	ADC Parity Error Address Register (ADPARADDR) .....	761
19.11.68	ADC Power-Up Delay Control Register (ADPWRUPDLYCTRL) .....	761
<b>20</b>	<b>High-End Timer (N2HET) Module .....</b>	<b>762</b>
20.1	Features .....	763
20.1.1	Overview .....	763
20.1.2	Block Diagram .....	766
20.2	N2HET Functional Description .....	768
20.2.1	Specialized Timer Micromachine .....	768
20.2.2	N2HET RAM Organization .....	772
20.2.3	Time Base .....	775
20.2.4	Host Interface .....	777
20.2.5	I/O Control .....	778
20.2.6	Suppression Filters .....	792
20.2.7	Interrupts and Exceptions .....	793
20.2.8	Hardware Priority Scheme: .....	794
20.2.9	N2HET Requests to DMA and HTU .....	796
20.3	Angle Functions .....	797
20.3.1	Software Angle Generator .....	797
20.4	N2HET Control Registers .....	801
20.4.1	Global Configuration Register (HETGCR) .....	802
20.4.2	Prescale Factor Register (HETPFR) .....	803
20.4.3	N2HET Current Address Register (HETADDR) .....	804
20.4.4	Offset Index Priority Level 1 Register (HETOFF1) .....	804
20.4.5	Offset Index Priority Level 2 Register (HETOFF2) .....	805
20.4.6	Interrupt Enable Set Register (HETINTENAS) .....	806
20.4.7	Interrupt Enable Clear Register (HETINTENAC) .....	806
20.4.8	Exception Control Register 1 (HETEXC1) .....	807
20.4.9	Exception Control Register 2 (HETEXC2) .....	808
20.4.10	Interrupt Priority Register (HETPRY) .....	809
20.4.11	Interrupt Flag Register (HETFLG) .....	809
20.4.12	AND Share Control Register (HETAND) .....	810
20.4.13	HR Share Control Register (HETHRSH) .....	811
20.4.14	XOR Share Control Register (HETXOR) .....	812
20.4.15	Request Enable Set Register (HETREQENS) .....	813
20.4.16	Request Enable Clear Register (HETREQENC) .....	813
20.4.17	Request Destination Select Register (HETREQDS) .....	814
20.4.18	NHET Direction Register (HETDIR) .....	815
20.4.19	N2HET Data Input Register (HETDIN) .....	816
20.4.20	N2HET Data Output Register (HETDOUT) .....	816
20.4.21	NHET Data Set Register (HETDSET) .....	817

20.4.22	N2HET Data Clear Register (HETDCLR) .....	817
20.4.23	N2HET Open Drain Register (HETPDR) .....	818
20.4.24	N2HET Pull Disable Register (HETPULDIS) .....	818
20.4.25	N2HET Pull Select Register (HETPSL) .....	819
20.4.26	Parity Control Register (HETPCR) .....	820
20.4.27	Parity Address Register (HETPAR) .....	821
20.4.28	Parity Pin Register (HETPPR) .....	822
20.4.29	Suppression Filter Preload Register (HETSFPRLD) .....	823
20.4.30	Suppression Filter Enable Register (HETSFENA) .....	823
20.4.31	Loop Back Pair Select Register (HETLBPSEL) .....	824
20.4.32	Loop Back Pair Direction Register (HETLBDIR) .....	825
20.4.33	N2HET Pin Disable Register (HETPINDIS) .....	825
20.5	Instruction Set .....	826
20.5.1	Instruction Summary .....	826
20.5.2	Abbreviations, Encoding Formats and Bits .....	828
20.5.3	Instruction Description .....	831
<b>21</b>	<b>High-End Timer Transfer Unit (HTU) Module .....</b>	<b>896</b>
21.1	Overview .....	897
21.1.1	Features .....	897
21.2	Module Operation .....	898
21.2.1	Data Transfers between Main RAM and NHET RAM .....	900
21.2.2	Arbitration of HTU Elements and Frames .....	905
21.2.3	Conditions for Frame Transfer Interruption .....	905
21.2.4	HTU Overload and Request Lost Detection .....	906
21.2.5	Memory Protection .....	908
21.2.6	Control Packet RAM Parity Checking .....	909
21.3	Use Cases .....	911
21.3.1	Example: Single Element Transfer with One Trigger Request .....	911
21.3.2	Example: Multiple Element Transfer with One Trigger Request .....	911
21.3.3	Example: 64-Bit-Transfer of Control Field and Data Fields .....	912
21.4	Control Registers .....	914
21.4.1	Global Control Register (HTU GC) .....	915
21.4.2	Control Packet Enable Register (HTU CPENA) .....	916
21.4.3	Control Packet (CP) Busy Register 0 (HTU BUSY0) .....	917
21.4.4	Control Packet (CP) Busy Register 1 (HTU BUSY1) .....	918
21.4.5	Control Packet (CP) Busy Register 2 (HTU BUSY2) .....	918
21.4.6	Control Packet (CP) Busy Register 3 (HTU BUSY3) .....	919
21.4.7	Active Control Packet and Error Register (HTU ACPE) .....	919
21.4.8	Request Lost and Bus Error Control Register (HTU RLBCTRL) .....	921
21.4.9	Buffer Full Interrupt Enable Set Register (HTU BFINTS) .....	922
21.4.10	Buffer Full Interrupt Enable Clear Register (HTU BFINTC) .....	922
21.4.11	Interrupt Mapping Register (HTU INTMAP) .....	923
21.4.12	Interrupt Offset Register 0 (HTU INTOFF0) .....	924
21.4.13	Interrupt Offset Register 1 (HTU INTOFF1) .....	925
21.4.14	Buffer Initialization Mode Register (HTU BIM) .....	926
21.4.15	Request Lost Flag Register (HTU RLOSTFL) .....	928
21.4.16	Buffer Full Interrupt Flag Register (HTU BFINTFL) .....	928
21.4.17	BER Interrupt Flag Register (HTU BERINTFL) .....	929
21.4.18	Memory Protection 1 Start Address Register (HTU MP1S) .....	930
21.4.19	Memory Protection 1 End Address Register (HTU MP1E) .....	930
21.4.20	Debug Control Register (HTU DCTRL) .....	931
21.4.21	Watch Point Register (HTU WPR) .....	932
21.4.22	Watch Mask Register (HTU WMR) .....	932

---

21.4.23	Module Identification Register (HTU ID) .....	933
21.4.24	Parity Control Register (HTU PCR) .....	934
21.4.25	Parity Address Register (HTU PAR) .....	935
21.4.26	Memory Protection Control and Status Register (HTU MPCS) .....	936
21.4.27	Memory Protection Start Address Register 0 (HTU MP0S) .....	938
21.4.28	Memory Protection End Address Register (HTU MP0E) .....	938
21.5	Double Control Packet Configuration Memory .....	939
21.5.1	Initial Full Address A Register (HTU IFADDRA) .....	940
21.5.2	Initial Full Address B Register (HTU IFADDRB) .....	940
21.5.3	Initial NHET Address and Control Register (HTU IHADDRCT) .....	941
21.5.4	Initial Transfer Count Register (HTU ITCOUNT) .....	942
21.5.5	Current Full Address A Register (HTU CFADDRA) .....	943
21.5.6	Current Full Address B Register (HTU CFADDRB) .....	944
21.5.7	Current Frame Count Register (HTU CFCOUNT) .....	945
21.6	Examples .....	946
21.6.1	Application Examples for Setting the Transfer Modes of CP A and B of a DCP .....	946
21.6.2	Software Example Sequence Assuming Circular Mode for Both CP A and B .....	946
21.6.3	Example of an Interrupt Dispatch Flow for a Request Lost Interrupt .....	947
<b>22</b>	<b>General-Purpose Input/Output (GIO) Module</b> .....	<b>948</b>
22.1	Overview .....	949
22.2	Quick Start Guide .....	950
22.3	Functional Description of GIO Module .....	952
22.3.1	I/O Functions .....	952
22.3.2	Interrupt Function .....	952
22.3.3	GIO Block Diagram .....	953
22.4	Device Modes of Operation .....	954
22.4.1	Emulation Mode .....	954
22.4.2	Power-Down Mode (Low-Power Mode) .....	954
22.5	GIO Control Registers .....	955
22.5.1	GIO Global Control Register (GIOGCR0) .....	956
22.5.2	GIO Interrupt Detect Register (GIOINTDET) .....	957
22.5.3	GIO Interrupt Polarity Register (GIOPOL) .....	958
22.5.4	GIO Interrupt Enable Registers (GIOENASET and GIOENACLR) .....	959
22.5.5	GIO Interrupt Priority Registers (GIOVLSET and GIOVLCLR) .....	961
22.5.6	GIO Interrupt Flag Register (GIOFLG) .....	963
22.5.7	GIO Offset Register 1 (GIOOFF1) .....	964
22.5.8	GIO Offset B Register (GIOOFF2) .....	965
22.5.9	GIO Emulation A Register (GIOEMU1) .....	966
22.5.10	GIO Emulation B Register (GIOEMU2) .....	967
22.5.11	GIO Data Direction Registers [A-H][7:0] (GIODIR[A-H][7:0]) .....	968
22.5.12	GIO Data Input Registers [A-H][7:0] (GIODIN[A-H][7:0]) .....	968
22.5.13	GIO Data Output Registers [A-H][7:0] (GIODOUT[A-H][7:0]) .....	969
22.5.14	GIO Data Set Register [A-H][7:0] (GIODSET[A-H][7:0]) .....	969
22.5.15	GIO Data Clear Registers [A-H][7:0] (GIODCLR[A-H][7:0]) .....	970
22.5.16	GIO Open Drain Register [A-H][7:0] (GIOPDR[A-H][7:0]) .....	970
22.5.17	GIO Pull Disable Registers [A-H][7:0] (GIOPULDIS[A-H][7:0]) .....	971
22.5.18	GIO Pull Select Register [A-H][7:0] (GIOPS[1:0][A-H][7:0]) .....	971
22.6	I/O Control Summary .....	972
<b>23</b>	<b>FlexRay Module</b> .....	<b>973</b>
23.1	Overview .....	974
23.1.1	Feature List .....	974
23.2	FlexRay Module Block Diagram .....	975
23.3	FlexRay Module Block Mapping .....	977

23.4	Transfer Unit Block Diagram .....	979
23.5	Transfer Unit Functional Description .....	980
	23.5.1 Transfer Control .....	982
	23.5.2 Transfer Configuration RAM .....	988
	23.5.3 Memory Protection Mechanism .....	988
23.6	Communication Cycle .....	989
	23.6.1 Static Segment .....	989
	23.6.2 Dynamic Segment .....	989
	23.6.3 Symbol Window .....	989
	23.6.4 Network Idle Time (NIT) .....	990
	23.6.5 Configuration of NIT Start and Offset Correction Start .....	990
23.7	Communication Modes .....	990
	23.7.1 Time-Triggered Distributed (TT-D) .....	990
23.8	Clock Synchronization .....	991
	23.8.1 Global Time .....	991
	23.8.2 Local Time .....	991
	23.8.3 Synchronization Process .....	991
	23.8.4 Sync Frame Transmission .....	992
	23.8.5 External Clock Synchronization .....	992
23.9	Error Handling .....	992
	23.9.1 Clock Correction Failed Counter .....	993
	23.9.2 Passive to Active Counter .....	993
	23.9.3 HALT Command .....	993
	23.9.4 FREEZE Command .....	993
23.10	Communication Controller States .....	994
	23.10.1 Communication Controller State Diagram .....	994
	23.10.2 DEFAULT_CONFIG State .....	995
	23.10.3 CONFIG State .....	995
	23.10.4 MONITOR_MODE .....	996
	23.10.5 READY State .....	996
	23.10.6 WAKEUP State .....	997
	23.10.7 STARTUP State .....	1000
	23.10.8 NORMAL_ACTIVE State .....	1005
	23.10.9 NORMAL_PASSIVE State .....	1005
	23.10.10 HALT State .....	1005
23.11	Network Management .....	1006
23.12	Filtering and Masking .....	1006
	23.12.1 Slot Counter Filtering .....	1007
	23.12.2 Cycle Counter Filtering .....	1007
	23.12.3 Channel ID Filtering .....	1008
	23.12.4 FIFO Filtering .....	1008
23.13	Transmit Process .....	1008
	23.13.1 Static Segment .....	1008
	23.13.2 Dynamic Segment .....	1009
	23.13.3 Transmit Buffers .....	1009
	23.13.4 Frame Transmission .....	1010
	23.13.5 Null Frame Transmission .....	1010
23.14	Receive Process .....	1010
	23.14.1 Dedicated Receive Buffers .....	1010
	23.14.2 Frame Reception .....	1011
	23.14.3 Null Frame Reception .....	1011
23.15	FIFO Function .....	1011
	23.15.1 Description .....	1011

---

23.15.2	Configuration of the FIFO .....	1013
23.15.3	Access to the FIFO .....	1013
23.16	Message Handling .....	1013
23.16.1	Reconfiguration of Message Buffers .....	1013
23.16.2	Host Access to Message RAM .....	1014
23.16.3	FlexRay Protocol Controller Access to Message RAM .....	1019
23.17	Module RAMs .....	1020
23.17.1	Message RAM .....	1020
23.17.2	Parity Check .....	1024
23.18	Interrupts .....	1028
23.18.1	Transfer Unit Interrupts .....	1028
23.18.2	Communication Controller Interrupts .....	1030
23.19	FlexRay Module Registers .....	1033
23.19.1	Transfer Unit Registers .....	1033
23.19.2	Communication Controller Registers .....	1074
23.20	Minimum Peripheral Clock Frequency .....	1160
23.21	Assignment of FlexRay Configuration Parameters .....	1161
23.22	Emulation/Debug Support .....	1162
<b>24</b>	<b>Controller Area Network (DCAN) Module .....</b>	<b>1163</b>
24.1	Overview .....	1164
24.1.1	Features .....	1164
24.1.2	Functional Description .....	1164
24.2	CAN Blocks .....	1165
24.2.1	CAN Core .....	1165
24.2.2	Message RAM .....	1165
24.2.3	Message Handler .....	1165
24.2.4	Message RAM Interface .....	1166
24.2.5	Register and Message Object Access .....	1166
24.2.6	Dual Clock Source .....	1166
24.3	CAN Bit Timing .....	1167
24.3.1	Bit Time and Bit Rate .....	1167
24.3.2	DCAN Bit Timing Registers .....	1169
24.4	CAN Module Configuration .....	1171
24.4.1	DCAN RAM Initialization through hardware .....	1171
24.4.2	CAN Module Initialization .....	1171
24.5	Message RAM .....	1174
24.5.1	Structure of Message Objects .....	1174
24.5.2	Addressing Message Objects in RAM .....	1176
24.5.3	Message RAM Representation in Debug/Suspend Mode .....	1177
24.5.4	Message RAM Representation in Direct Access Mode .....	1177
24.6	Message Interface Register Sets .....	1178
24.6.1	Message Interface Register Sets 1 and 2 .....	1178
24.6.2	Using Message Interface Register Sets 1 and 2 .....	1179
24.6.3	Message Interface Register 3 .....	1180
24.7	Message Object Configurations .....	1181
24.7.1	Configuration of a Transmit Object for Data Frames .....	1181
24.7.2	Configuration of a Transmit Object for Remote Frames .....	1181
24.7.3	Configuration of a Single Receive Object for Data Frames .....	1181
24.7.4	Configuration of a Single Receive Object for Remote Frames .....	1182
24.7.5	Configuration of a FIFO Buffer .....	1182
24.7.6	Reconfiguration of Message Objects for the Reception of Frames .....	1182
24.7.7	Reconfiguration of Message Objects for the Transmission of Frames .....	1182
24.8	Message Handling .....	1183

24.8.1	Message Handler Overview .....	1183
24.8.2	Receive/Transmit Priority .....	1183
24.8.3	Transmission of Messages in Event Driven CAN Communication .....	1184
24.8.4	Updating a Transmit Object .....	1184
24.8.5	Changing a Transmit Object .....	1184
24.8.6	Acceptance Filtering of Received Messages .....	1185
24.8.7	Reception of Data Frames .....	1185
24.8.8	Reception of Remote Frames .....	1185
24.8.9	Reading Received Messages .....	1185
24.8.10	Requesting New Data for a Receive Object .....	1186
24.8.11	Storing Received Messages in FIFO Buffers .....	1186
24.8.12	Reading from a FIFO Buffer .....	1186
24.9	CAN Message Transfer .....	1188
24.9.1	Automatic Retransmission .....	1188
24.9.2	Auto-Bus-On .....	1188
24.10	Interrupt Functionality .....	1189
24.10.1	Message Object Interrupts .....	1189
24.10.2	Status Change Interrupts .....	1189
24.10.3	Error Interrupts .....	1190
24.11	Global Power Down Mode .....	1191
24.11.1	Entering Global Power Down Mode .....	1191
24.11.2	Wakeup From Global Power Down Mode .....	1191
24.12	Local Power Down Mode .....	1192
24.12.1	Entering Local Power Down Mode .....	1192
24.12.2	Wakeup From Local Power Down .....	1192
24.13	GIO support .....	1192
24.14	Test Modes .....	1194
24.14.1	Silent Mode .....	1194
24.14.2	Loop Back Mode .....	1195
24.14.3	External Loop Back Mode .....	1196
24.14.4	Loop Back Combined with Silent Mode .....	1197
24.14.5	Software Control of CAN_TX Pin .....	1197
24.15	Parity Check Mechanism .....	1198
24.15.1	Behavior on Parity Error .....	1198
24.15.2	Parity Testing .....	1198
24.16	Debug/Suspend Mode .....	1199
24.17	DCAN Control Registers .....	1199
24.17.1	CAN Control Register (DCAN CTL) .....	1201
24.17.2	Error and Status Register (DCAN ES) .....	1203
24.17.3	Error Counter Register (DCAN ERRC) .....	1205
24.17.4	Bit Timing Register (DCAN BTR) .....	1206
24.17.5	Interrupt Register (DCAN INT) .....	1207
24.17.6	Test Register (DCAN TEST) .....	1208
24.17.7	Parity Error Code Register (DCAN PERR) .....	1209
24.17.8	Auto-Bus-On Time Register (DCAN ABOTR) .....	1210
24.17.9	Transmission Request X Register (DCAN TXRQ X) .....	1210
24.17.10	Transmission Request Registers (DCAN TXRQ12 to DCAN TXRQ78) .....	1211
24.17.11	New Data X Register (DCAN NWDAT X) .....	1212
24.17.12	New Data Registers (DCAN NWDAT12 to DCAN NWDAT78) .....	1213
24.17.13	Interrupt Pending X Register (DCAN INTPND X) .....	1214
24.17.14	Interrupt Pending Registers (DCAN INTPND12 to DCAN INTPND78) .....	1215
24.17.15	Message Valid X Register (DCAN MSGVAL X) .....	1216
24.17.16	Message Valid Registers (DCAN MSGVAL12 to DCAN MSGVAL78) .....	1217

24.17.17	Interrupt Multiplexer Registers (DCAN INTMUX12 to DCAN INTMUX78) .....	1218
24.17.18	IF1/IF2 Command Registers (DCAN IF1CMD, DCAN IF2CMD) .....	1219
24.17.19	IF1/IF2 Mask Registers (DCAN IF1MSK, DCAN IF2MSK) .....	1222
24.17.20	IF1/IF2 Arbitration Registers (DCAN IF1ARB, DCAN IF2ARB) .....	1223
24.17.21	IF1/IF2 Message Control Registers (DCAN IF1MCTL, DCAN IF2MCTL) .....	1224
24.17.22	IF1/IF2 Data A and Data B Registers (DCAN IF1DATA/DATB, DCAN IF2DATA/DATB) .....	1226
24.17.23	IF3 Observation Register (DCAN IF3OBS) .....	1227
24.17.24	IF3 Mask Register (DCAN IF3MSK) .....	1229
24.17.25	IF3 Arbitration Register (DCAN IF3ARB) .....	1230
24.17.26	IF3 Message Control Register (DCAN IF3MCTL) .....	1231
24.17.27	IF3 Data A and Data B Registers (DCAN IF3DATA/DATB) .....	1232
24.17.28	IF3 Update Enable Registers (DCAN IF3UPD12 to IF3UPD78) .....	1233
24.17.29	CAN TX IO Control Register (DCAN TIOC) .....	1234
24.17.30	CAN RX IO Control Register (DCAN RIOC) .....	1235
<b>25</b>	<b>Multi-Buffered Serial Peripheral Interface Module (MibSPI) with Parallel Pin Option (MibSPiP)</b> <b>1237</b>	
25.1	Overview .....	1238
25.1.1	Word Format Options .....	1238
25.1.2	Multi-buffering (Mib) support .....	1238
25.1.3	Transmission Lock (Multi-Buffer Mode Master Only) .....	1239
25.2	Operating Modes .....	1239
25.2.1	Pin Configurations .....	1239
25.2.2	Data Handling .....	1240
25.2.3	Operation with SPISCS .....	1243
25.2.4	Operation with SPIENA .....	1244
25.2.5	Five-Pin Operation (Hardware Handshaking) .....	1245
25.2.6	Data Formats .....	1246
25.2.7	Clocking Modes .....	1247
25.2.8	Data Transfer Example .....	1249
25.2.9	Decoded and Encoded Chip Select (Master Only) .....	1250
25.2.10	Variable Chip Select Setup and Hold Timing (Master Only) .....	1250
25.2.11	Hold Chip-Select Active .....	1250
25.2.12	Detection of Slave Desynchronization (Master Only) .....	1251
25.2.13	ENA Signal Time-Out (Master Only) .....	1251
25.2.14	Data-Length Error .....	1252
25.2.15	Parallel Mode (Multiple SIMO/SOMI Support, not available on all devices) .....	1252
25.2.16	Continuous Self-Test (Master/Slave) .....	1260
25.2.17	Half Duplex Mode .....	1260
25.3	Test Features .....	1260
25.3.1	Internal Loop-Back Test Mode (Master Only) .....	1260
25.3.2	Input/Output Loopback Test Mode .....	1261
25.4	General-Purpose I/O .....	1262
25.5	Low-Power Mode .....	1262
25.6	Interrupts .....	1263
25.6.1	Interrupts in Multi-Buffer Mode .....	1263
25.7	DMA Interface .....	1265
25.7.1	DMA in Multi-Buffer Mode .....	1265
25.8	Module Configuration .....	1266
25.8.1	Compatibility(SPI) Mode Configuration .....	1266
25.8.2	MibSPI Mode Configuration .....	1267
25.9	Control Registers .....	1268
25.9.1	SPI Global Control Register 0 (SPIGCR0) .....	1269
25.9.2	SPI Global Control Register 1 (SPIGCR1) .....	1270
25.9.3	SPI Interrupt Register (SPIINT0) .....	1271

25.9.4	SPI Interrupt Level Register (SPILVL) .....	1273
25.9.5	SPI Flag Register (SPIFLG) .....	1274
25.9.6	SPI Pin Control Register 0 (SPIPC0) .....	1277
25.9.7	SPI Pin Control Register 1 (SPIPC1) .....	1278
25.9.8	SPI Pin Control Register 2 (SPIPC2) .....	1280
25.9.9	SPI Pin Control Register 3 (SPIPC3) .....	1281
25.9.10	SPI Pin Control Register 4 (SPIPC4) .....	1282
25.9.11	SPI Pin Control Register 5 (SPIPC5) .....	1284
25.9.12	SPI Pin Control Register 6 (SPIPC6) .....	1285
25.9.13	SPI Pin Control Register 7 (SPIPC7) .....	1287
25.9.14	SPI Pin Control Register 8 (SPIPC8) .....	1288
25.9.15	SPI Transmit Data Register 0 (SPIDAT0) .....	1289
25.9.16	SPI Transmit Data Register 1 (SPIDAT1) .....	1290
25.9.17	SPI Receive Buffer Register (SPIBUF) .....	1291
25.9.18	SPI Emulation Register (SPIEMU) .....	1293
25.9.19	SPI Delay Register (SPIDELAY) .....	1293
25.9.20	SPI Default Chip Select Register (SPIDEF) .....	1296
25.9.21	SPI Data Format Registers (SPIFMT) .....	1297
25.9.22	Interrupt Vector 0 (INTVECT0) .....	1299
25.9.23	Interrupt Vector 1 (INTVECT1) .....	1300
25.9.24	Parallel/Modulo Mode Control Register (SPIPMCTRL) .....	1301
25.9.25	Multi-buffer Mode Enable Register (MIBSPIE) .....	1304
25.9.26	TG Interrupt Enable Set Register (TGITENST) .....	1305
25.9.27	TG Interrupt Enable Clear Register (TGITENCR) .....	1306
25.9.28	Transfer Group Interrupt Level Set Register (TGITLVST) .....	1307
25.9.29	Transfer Group Interrupt Level Clear Register (TGITLVCR) .....	1308
25.9.30	Transfer Group Interrupt Flag Register (TGINTFLAG) .....	1309
25.9.31	Tick Count Register (TICKCNT) .....	1310
25.9.32	Last TG End Pointer (LTGPEND) .....	1311
25.9.33	TGx Control Registers (TGxCTRL) .....	1312
25.9.34	DMA Channel Control Register (DMAxCTRL) .....	1315
25.9.35	DMAxCOUNT Register (ICOUNT) .....	1317
25.9.36	DMA Large Count (DMACNTLEN) .....	1318
25.9.37	Multi-buffer RAM Uncorrectable Parity Error Control Register (UERRCTRL) .....	1318
25.9.38	Multi-buffer RAM Uncorrectable Parity Error Status Register (UERRSTAT) .....	1319
25.9.39	RXRAM Uncorrectable Parity Error Address Register (UERRADDR1) .....	1320
25.9.40	TXRAM Uncorrectable Parity Error Address Register (UERRADDR0) .....	1321
25.9.41	RXRAM Overrun Buffer Address Register (RXOVRN_BUF_ADDR) .....	1322
25.9.42	I/O-Loopback Test Control Register (IOLPBKTSTCR) .....	1323
25.9.43	SPI Extended Prescale Register 1 (EXTENDED_PRESCALE1 for SPIFMT0 and SPIFMT1) ...	1325
25.9.44	SPI Extended Prescale Register 2 (EXTENDED_PRESCALE2 for SPIFMT2 and SPIFMT3) ...	1327
25.10	Multi-Buffer RAM .....	1329
25.10.1	Multi-Buffer RAM Auto Initialization .....	1330
25.10.2	Multi-buffer RAM Register Summary .....	1330
25.10.3	Multi-buffer RAM Transmit Data Register .....	1331
25.10.4	Multi-buffer RAM Receive Buffer Register .....	1333
25.11	Parity Memory .....	1335
25.11.1	Example of Parity Memory Organization .....	1337
25.12	MibSPI Pin Timing Parameters .....	1338
25.12.1	Master Mode Timings for SPI/MibSPI .....	1338
25.12.2	Slave Mode Timings for SPI/MibSPI .....	1340
25.12.3	Master Mode Timing Parameter Details .....	1341
25.12.4	Slave Mode Timing Parameter Details .....	1343

<b>26 Serial Communication Interface (SCI)/Local Interconnect Network (LIN) Module .....</b>	<b>1344</b>
26.1 Introduction and Features .....	1345
26.1.1 SCI Features .....	1345
26.1.2 LIN Features .....	1346
26.1.3 Block Diagram .....	1347
26.2 SCI Communication Formats .....	1350
26.2.1 SCI Frame Formats .....	1350
26.2.2 SCI Timing Mode .....	1351
26.2.3 SCI Baud Rate .....	1351
26.2.4 SCI Multiprocessor Communication Modes .....	1354
26.2.5 SCI Multi Buffered Mode .....	1356
26.3 SCI Interrupts .....	1358
26.3.1 Transmit Interrupt .....	1359
26.3.2 Receive Interrupt .....	1359
26.3.3 WakeUp Interrupt .....	1359
26.3.4 Error Interrupts .....	1360
26.4 SCI DMA Interface .....	1361
26.4.1 Receive DMA Requests .....	1361
26.4.2 Transmit DMA Requests .....	1361
26.5 SCI Configurations .....	1362
26.5.1 Receiving Data .....	1362
26.5.2 Transmitting Data .....	1363
26.6 SCI Low Power Mode .....	1364
26.6.1 Sleep Mode for Multiprocessor Communication .....	1364
26.7 LIN Communication Formats .....	1365
26.7.1 LIN Standards .....	1365
26.7.2 Message Frame .....	1366
26.7.3 Synchronizer .....	1368
26.7.4 Baud Rate .....	1368
26.7.5 Header Generation .....	1370
26.7.6 Extended Frames Handling .....	1374
26.7.7 Timeout Control .....	1375
26.7.8 TXRX Error Detector (TED) .....	1376
26.7.9 Message Filtering and Validation .....	1379
26.7.10 Receive Buffers .....	1381
26.7.11 Transmit Buffers .....	1381
26.8 LIN Interrupts .....	1382
26.9 LIN DMA Interface .....	1382
26.9.1 LIN Receive DMA Requests .....	1382
26.9.2 LIN Transmit DMA Requests .....	1382
26.10 LIN Configurations .....	1383
26.10.1 Receiving Data .....	1383
26.10.2 Transmitting Data .....	1384
26.11 Low-Power Mode .....	1385
26.11.1 Entering Sleep Mode .....	1385
26.11.2 Wakeup .....	1386
26.11.3 Wakeup Timeouts .....	1387
26.12 Emulation Mode .....	1387
26.13 SCI/LIN Control Registers .....	1388
26.13.1 SCI Global Control Register 0 (SCIGCR0) .....	1389
26.13.2 SCI Global Control Register 1 (SCIGCR1) .....	1390
26.13.3 SCI Global Control Register 2 (SCIGCR2) .....	1394
26.13.4 SCI Set Interrupt Register (SCISETINT) .....	1395

26.13.5	SCI Clear Interrupt Register (SCICLEARINT) .....	1398
26.13.6	SCI Set Interrupt Level Register (SCISETINTLVL) .....	1401
26.13.7	SCI Clear Interrupt Level Register (SCICLEARINTLVL) .....	1404
26.13.8	SCI Flags Register (SCIFLR) .....	1407
26.13.9	SCI Interrupt Vector Offset 0 (SCIINTVECT0) .....	1414
26.13.10	SCI Interrupt Vector Offset 1 (SCIINTVECT1) .....	1414
26.13.11	SCI Format Control Register (SCIFORMAT) .....	1415
26.13.12	Baud Rate Selection Register (BRS) .....	1416
26.13.13	SCI Data Buffers (SCIED, SCIRD, SCITD) .....	1417
26.13.14	SCI Pin I/O Control Register 0 (SCIPIO0) .....	1419
26.13.15	SCI Pin I/O Control Register 1 (SCIPIO1) .....	1420
26.13.16	SCI Pin I/O Control Register 2 (SCIPIO2) .....	1421
26.13.17	SCI Pin I/O Control Register 3 (SCIPIO3) .....	1422
26.13.18	SCI Pin I/O Control Register 4 (SCIPIO4) .....	1423
26.13.19	SCI Pin I/O Control Register 5 (SCIPIO5) .....	1424
26.13.20	SCI Pin I/O Control Register 6 (SCIPIO6) .....	1425
26.13.21	SCI Pin I/O Control Register 7 (SCIPIO7) .....	1426
26.13.22	SCI Pin I/O Control Register 8 (SCIPIO8) .....	1426
26.13.23	LIN Compare Register (LINCOMPARE) .....	1427
26.13.24	LIN Receive Buffer 0 Register (LINRD0) .....	1428
26.13.25	LIN Receive Buffer 1 Register (LINRD1) .....	1428
26.13.26	LIN Mask Register (LINMASK) .....	1429
26.13.27	LIN Identification Register (LINID) .....	1430
26.13.28	LIN Transmit Buffer 0 Register(LINTD0) .....	1431
26.13.29	LIN Transmit Buffer 1 Register (LINTD1) .....	1431
26.13.30	Maximum Baud Rate Selection Register (MBRS) .....	1432
26.13.31	Input/Output Error Enable (IODFTCTRL) Register .....	1433
26.14	GPIO Functionality .....	1435
26.14.1	GPIO Functionality .....	1435
26.14.2	Under Reset .....	1435
26.14.3	Out of Reset .....	1436
26.14.4	Open-Drain Feature Enabled on a Pin .....	1436
26.14.5	Summary .....	1436
27	<b>Serial Communication Interface (SCI) Module .....</b>	<b>1437</b>
27.1	Introduction .....	1438
27.1.1	SCI Features .....	1438
27.1.2	Block Diagram .....	1438
27.2	SCI Communication Formats .....	1440
27.2.1	SCI Frame Formats .....	1440
27.2.2	SCI Timing Mode .....	1440
27.2.3	SCI Baud Rate .....	1441
27.2.4	SCI Multiprocessor Communication Modes .....	1442
27.3	SCI Interrupts .....	1445
27.3.1	Transmit Interrupt .....	1446
27.3.2	Receive Interrupt .....	1446
27.3.3	WakeUp Interrupt .....	1446
27.3.4	Error Interrupts .....	1447
27.4	SCI DMA Interface .....	1448
27.4.1	Receive DMA Requests .....	1448
27.4.2	Transmit DMA Requests .....	1448
27.5	SCI Configurations .....	1449
27.5.1	Receiving Data .....	1449
27.5.2	Transmitting Data .....	1450

---

27.6	SCI Low Power Mode .....	1450
27.6.1	Sleep Mode for Multiprocessor Communication .....	1451
27.7	SCI Control Registers .....	1452
27.7.1	SCI Global Control Register 0 (SCIGCR0) .....	1453
27.7.2	SCI Global Control Register 1 (SCIGCR1) .....	1454
27.7.3	SCI Set Interrupt Register (SCISETINT) .....	1457
27.7.4	SCI Clear Interrupt Register (SCICLEARINT) .....	1459
27.7.5	SCI Set Interrupt Level Register (SCISETINTLVL) .....	1461
27.7.6	SCI Clear Interrupt Level Register (SCICLEARINTLVL) .....	1462
27.7.7	SCI Flags Register (SCIFLR) .....	1464
27.7.8	SCI Interrupt Vector Offset 0 (SCIINTVECT0) .....	1468
27.7.9	SCI Interrupt Vector Offset 1 (SCIINTVECT1) .....	1468
27.7.10	SCI Format Control Register (SCI FORMAT) .....	1469
27.7.11	Baud Rate Selection Register (BRS) .....	1470
27.7.12	SCI Data Buffers (SCIED, SCIRD, SCITD) .....	1471
27.7.13	SCI Pin I/O Control Register 0 (SCIPIO0) .....	1472
27.7.14	SCI Pin I/O Control Register 1 (SCIPIO1) .....	1473
27.7.15	SCI Pin I/O Control Register 2 (SCIPIO2) .....	1474
27.7.16	SCI Pin I/O Control Register 3 (SCIPIO3) .....	1475
27.7.17	SCI Pin I/O Control Register 4 (SCIPIO4) .....	1476
27.7.18	SCI Pin I/O Control Register 5 (SCIPIO5) .....	1477
27.7.19	SCI Pin I/O Control Register 6 (SCIPIO6) .....	1478
27.7.20	SCI Pin I/O Control Register 7 (SCIPIO7) .....	1479
27.7.21	SCI Pin I/O Control Register 8 (SCIPIO8) .....	1479
27.7.22	Input/Output Error Enable (IODFTCTRL) Register .....	1480
27.8	GPIO Functionality .....	1482
27.8.1	GPIO Functionality .....	1482
27.8.2	Under Reset .....	1482
27.8.3	Out of Reset .....	1483
27.8.4	Open-Drain Feature Enabled on a Pin .....	1483
27.8.5	Summary .....	1483
<b>28</b>	<b>Inter-Integrated Circuit (I2C) Module .....</b>	<b>1484</b>
28.1	Overview .....	1485
28.1.1	Introduction to the I2C Module .....	1485
28.1.2	Functional Overview .....	1486
28.1.3	Clock Generation .....	1488
28.2	I2C Module Operation .....	1489
28.2.1	Input and Output Voltage Levels .....	1489
28.2.2	I2C Module Reset Conditions .....	1489
28.2.3	I2C Module Data Validity .....	1489
28.2.4	I2C Module Start and Stop Conditions .....	1489
28.2.5	Serial Data Formats .....	1490
28.2.6	NACK Bit Generation .....	1492
28.3	I2C Operation Modes .....	1493
28.3.1	Master Transmitter Mode .....	1493
28.3.2	Master Receiver Mode .....	1493
28.3.3	Slave Transmitter Mode .....	1493
28.3.4	Slave Receiver Mode .....	1493
28.3.5	Low Power Mode .....	1494
28.3.6	Free Run Mode .....	1494
28.3.7	Ignore NACK Mode .....	1494
28.4	I2C Module Integrity .....	1495
28.4.1	Arbitration .....	1495

	28.4.2 I2C Clock Generation and Synchronization .....	1496
	28.4.3 Prescaler .....	1496
	28.4.4 Noise Filter .....	1496
28.5	Operational Information .....	1497
	28.5.1 I2C Module Interrupts .....	1497
	28.5.2 DMA Controller Events .....	1498
	28.5.3 I2C Enable/Disable .....	1498
	28.5.4 General Purpose I/O .....	1498
	28.5.5 Pull Up/Pull Down Function .....	1499
	28.5.6 Open Drain Function .....	1499
28.6	I2C Registers .....	1500
	28.6.1 I2C Own Address Manager (I2COAR) .....	1501
	28.6.2 I2C Interrupt Mask Register (I2CIMR) .....	1502
	28.6.3 I2C Status Register (I2CSTR) .....	1503
	28.6.4 I2C Clock Divider Low Register (I2CCKL) .....	1506
	28.6.5 I2C Clock Control High Register (I2CCKH) .....	1506
	28.6.6 I2C Data Count Register (I2CCNT) .....	1507
	28.6.7 I2C Data Receive Register (I2CDRR) .....	1507
	28.6.8 I2C Slave Address Register (I2CSAR) .....	1508
	28.6.9 I2C Data Transmit Register (I2CDXR) .....	1508
	28.6.10 I2C Mode Register (I2CMDR) .....	1509
	28.6.11 I2C Interrupt Vector Register (I2CIVR) .....	1513
	28.6.12 I2C Extended Mode Register (I2CEMDR) .....	1514
	28.6.13 I2C Prescale Register (I2CPSC) .....	1514
	28.6.14 I2C Peripheral ID Register 1 (I2CPID1) .....	1515
	28.6.15 I2C Peripheral ID Register 2 (I2CPID2) .....	1515
	28.6.16 I2C DMA Control Register (I2CDMACR) .....	1516
	28.6.17 I2C Pin Function Register (I2CPFNC) .....	1516
	28.6.18 I2C Pin Direction Register (I2CPDIR) .....	1517
	28.6.19 I2C Data Input Register (I2CDIN) .....	1517
	28.6.20 I2C Data Output Register (I2CDOUT) .....	1518
	28.6.21 I2C Data Set Register (I2CDSET) .....	1518
	28.6.22 I2C Data Clear Register (I2CDCLR) .....	1519
	28.6.23 I2C Pin Open Drain Register (I2CPDR) .....	1519
	28.6.24 I2C Pull Disable Register (I2CPDIS) .....	1520
	28.6.25 I2C Pull Select Register (I2CPSEL) .....	1520
	28.6.26 I2C Pins Slew Rate Select Register (I2CSRS) .....	1521
28.7	Sample Waveforms .....	1522
29	<b>EMAC/Mdio Module .....</b>	<b>1523</b>
29.1	Introduction .....	1524
	29.1.1 Purpose of the Peripheral .....	1524
	29.1.2 Features .....	1524
	29.1.3 Functional Block Diagram .....	1525
	29.1.4 Industry Standard(s) Compliance Statement .....	1526
29.2	Architecture .....	1527
	29.2.1 Clock Control .....	1527
	29.2.2 Memory Map .....	1527
	29.2.3 Signal Descriptions .....	1527
	29.2.4 MII / RMII Signal Multiplexing Control .....	1530
	29.2.5 Ethernet Protocol Overview .....	1530
	29.2.6 Programming Interface .....	1532
	29.2.7 EMAC Control Module .....	1543
	29.2.8 MDIO Module .....	1544

29.2.9	EMAC Module .....	1549
29.2.10	MAC Interface .....	1551
29.2.11	Packet Receive Operation .....	1555
29.2.12	Packet Transmit Operation .....	1560
29.2.13	Receive and Transmit Latency .....	1561
29.2.14	Transfer Node Priority .....	1561
29.2.15	Reset Considerations .....	1562
29.2.16	Initialization .....	1563
29.2.17	Interrupt Support .....	1565
29.2.18	Power Management .....	1569
29.2.19	Emulation Considerations .....	1569
29.3	EMAC Control Module Registers .....	1570
29.3.1	EMAC Control Module Revision ID Register (REVID) .....	1571
29.3.2	EMAC Control Module Software Reset Register (SOFTRESET) .....	1571
29.3.3	EMAC Control Module Interrupt Control Register (INTCONTROL) .....	1572
29.3.4	EMAC Control Module Receive Threshold Interrupt Enable Registers (C0RXTHRESHEN) .....	1573
29.3.5	EMAC Control Module Receive Interrupt Enable Registers (C0RXEN) .....	1574
29.3.6	EMAC Control Module Transmit Interrupt Enable Registers (C0TXEN) .....	1575
29.3.7	EMAC Control Module Miscellaneous Interrupt Enable Registers (COMISCEN) .....	1576
29.3.8	EMAC Control Module Receive Threshold Interrupt Status Registers (C0RXTHRESHSTAT) ....	1577
29.3.9	EMAC Control Module Receive Interrupt Status Registers (C0RXSTAT) .....	1578
29.3.10	EMAC Control Module Transmit Interrupt Status Registers (C0TXSTAT) .....	1579
29.3.11	EMAC Control Module Miscellaneous Interrupt Status Registers (COMISCSTAT) .....	1580
29.3.12	EMAC Control Module Receive Interrupts Per Millisecond Registers (C0RXIMAX) .....	1581
29.3.13	EMAC Control Module Transmit Interrupts Per Millisecond Registers (C0TXIMAX) .....	1582
29.4	MDIO Registers .....	1583
29.4.1	MDIO Revision ID Register (REVID) .....	1583
29.4.2	MDIO Control Register (CONTROL) .....	1584
29.4.3	PHY Acknowledge Status Register (ALIVE) .....	1585
29.4.4	PHY Link Status Register (LINK) .....	1585
29.4.5	MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW) .....	1586
29.4.6	MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED) .....	1587
29.4.7	MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRRAW) .....	1588
29.4.8	MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED) .....	1589
29.4.9	MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) .....	1590
29.4.10	MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) .....	1591
29.4.11	MDIO User Access Register 0 (USERACCESS0) .....	1592
29.4.12	MDIO User PHY Select Register 0 (USERPHYSEL0) .....	1593
29.4.13	MDIO User Access Register 1 (USERACCESS1) .....	1594
29.4.14	MDIO User PHY Select Register 1 (USERPHYSEL1) .....	1595
29.5	EMAC Module Registers .....	1596
29.5.1	Transmit Revision ID Register (TXREVID) .....	1599
29.5.2	Transmit Control Register (TXCONTROL) .....	1599
29.5.3	Transmit Teardown Register (TXTEARDOWN) .....	1600
29.5.4	Receive Revision ID Register (RXREVID) .....	1600
29.5.5	Receive Control Register (RXCONTROL) .....	1601
29.5.6	Receive Teardown Register (RXTEARDOWN) .....	1601
29.5.7	Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) .....	1602
29.5.8	Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED) .....	1603
29.5.9	Transmit Interrupt Mask Set Register (TXINTMASKSET) .....	1604
29.5.10	Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR) .....	1605
29.5.11	MAC Input Vector Register (MACINVECTOR) .....	1606
29.5.12	MAC End Of Interrupt Vector Register (MACEOIVECTOR) .....	1607

29.5.13	Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW) .....	1608
29.5.14	Receive Interrupt Status (Masked) Register (RXINTSTATMASKED) .....	1609
29.5.15	Receive Interrupt Mask Set Register (RXINTMASKSET) .....	1610
29.5.16	Receive Interrupt Mask Clear Register (RXINTMASKCLEAR) .....	1611
29.5.17	MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW) .....	1612
29.5.18	MAC Interrupt Status (Masked) Register (MACINTSTATMASKED) .....	1612
29.5.19	MAC Interrupt Mask Set Register (MACINTMASKSET) .....	1613
29.5.20	MAC Interrupt Mask Clear Register (MACINTMASKCLEAR) .....	1613
29.5.21	Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE) .....	1614
29.5.22	Receive Unicast Enable Set Register (RXUNICASTSET) .....	1616
29.5.23	Receive Unicast Clear Register (RXUNICASTCLEAR) .....	1617
29.5.24	Receive Maximum Length Register (RXMAXLEN) .....	1617
29.5.25	Receive Buffer Offset Register (RXBUFFEROFFSET) .....	1618
29.5.26	Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH) .....	1618
29.5.27	Receive Channel Flow Control Threshold Registers (RX0FLOWTHRESH-RX7FLOWTHRESH) .....	1619
29.5.28	Receive Channel Free Buffer Count Registers (RX0FREEBUFFER-RX7FREEBUFFER) .....	1619
29.5.29	MAC Control Register (MACCONTROL) .....	1620
29.5.30	MAC Status Register (MACSTATUS) .....	1622
29.5.31	Emulation Control Register (EMCONTROL) .....	1624
29.5.32	FIFO Control Register (FIFOCONTROL) .....	1624
29.5.33	MAC Configuration Register (MACCONFIG) .....	1625
29.5.34	Soft Reset Register (SOFTRESET) .....	1625
29.5.35	MAC Source Address Low Bytes Register (MACSRCADDRLO) .....	1626
29.5.36	MAC Source Address High Bytes Register (MACSRCADDRHI) .....	1626
29.5.37	MAC Hash Address Register 1 (MACHASH1) .....	1627
29.5.38	MAC Hash Address Register 2 (MACHASH2) .....	1627
29.5.39	Back Off Test Register (BOFFTEST) .....	1628
29.5.40	Transmit Pacing Algorithm Test Register (TPACETEST) .....	1628
29.5.41	Receive Pause Timer Register (RXPAUSE) .....	1629
29.5.42	Transmit Pause Timer Register (TXPAUSE) .....	1629
29.5.43	MAC Address Low Bytes Register (MACADDRLO) .....	1630
29.5.44	MAC Address High Bytes Register (MACADDRHI) .....	1631
29.5.45	MAC Index Register (MACINDEX) .....	1631
29.5.46	Transmit Channel DMA Head Descriptor Pointer Registers (TX0HDP-TX7HDP) .....	1632
29.5.47	Receive Channel DMA Head Descriptor Pointer Registers (RX0HDP-RX7HDP) .....	1632
29.5.48	Transmit Channel Completion Pointer Registers (TX0CP-TX7CP) .....	1633
29.5.49	Receive Channel Completion Pointer Registers (RX0CP-RX7CP) .....	1633
29.5.50	Network Statistics Registers .....	1634
<b>30</b>	<b>Data Modification Module (DMM) .....</b>	<b>1643</b>
30.1	Overview .....	1644
30.1.1	Features .....	1644
30.1.2	Block Diagram .....	1644
30.2	Module Operation .....	1645
30.2.1	Data Format .....	1645
30.2.2	Data Port .....	1647
30.2.3	Error Handling .....	1648
30.2.4	Interrupts .....	1649
30.3	Control Registers Summary .....	1650
30.3.1	DMM Global Control Register (DMMGLBCTRL) .....	1651
30.3.2	DMM Interrupt Set Register (DMMINTSET) .....	1653
30.3.3	DMM Interrupt Clear Register (DMMINTCLR) .....	1657
30.3.4	DMM Interrupt Level Register (DMMINTLVL) .....	1662

---

30.3.5	DMM Interrupt Flag Register (DMMINTFLG) .....	1664
30.3.6	DMM Interrupt Offset 1 Register (DMMOFF1) .....	1668
30.3.7	DMM Interrupt Offset 2 Register (DMMOFF2) .....	1669
30.3.8	DMM Direct Data Mode Destination Register (DMMDDMDEST) .....	1670
30.3.9	DMM Direct Data Mode Blocksize Register (DMMDDMBL) .....	1670
30.3.10	DMM Direct Data Mode Pointer Register (DMMDDMPT) .....	1671
30.3.11	DMM Direct Data Mode Interrupt Pointer Register (DMMINTPT) .....	1671
30.3.12	DMM Destination x Region 1 (DMMDESTxREG1) .....	1672
30.3.13	DMM Destination x Blocksize 1 (DMMDESTxBL1) .....	1673
30.3.14	DMM Destination x Region 2 (DMMDESTxREG2) .....	1674
30.3.15	DMM Destination x Blocksize 2 (DMMDESTxBL2) .....	1675
30.3.16	DMM Pin Control 0 (DMMPC0) .....	1676
30.3.17	DMM Pin Control 1 (DMMPC1) .....	1677
30.3.18	DMM Pin Control 2 (DMMPC2) .....	1679
30.3.19	DMM Pin Control 3 (DMMPC3) .....	1680
30.3.20	DMM Pin Control 4 (DMMPC4) .....	1681
30.3.21	DMM Pin Control 5 (DMMPC5) .....	1683
30.3.22	DMM Pin Control 6 (DMMPC6) .....	1684
30.3.23	DMM Pin Control 7 (DMMPC7) .....	1686
30.3.24	DMM Pin Control 8 (DMMPC8) .....	1687
<b>31</b>	<b>RAM Trace Port (RTP)</b> .....	<b>1689</b>
31.1	Overview .....	1690
31.1.1	Features .....	1690
31.1.2	Block Diagram .....	1690
31.2	Module Operation .....	1691
31.2.1	Trace Mode .....	1691
31.2.2	Direct Data Mode (DDM) .....	1692
31.2.3	Trace Regions .....	1693
31.2.4	Overflow/Empty Handling .....	1695
31.2.5	Signal Description .....	1695
31.2.6	Data Rate .....	1696
31.3	GIO Function .....	1697
31.4	Control Registers .....	1698
31.4.1	RTP Global Control Register (RTPGLBCTRL) .....	1699
31.4.2	RTP Trace Enable Register (RTPTRENA) .....	1702
31.4.3	RTP Global Status Register (RTPGSR) .....	1703
31.4.4	RTP RAM 1 Trace Region [1:2] Register (RTPRAM1REG[1:2]) .....	1705
31.4.5	RTP RAM 2 Trace Region [1:2] Register (RTPRAM2REG[1:2]) .....	1706
31.4.6	RTP Peripheral Trace Region [1:2] Registers (RTPPERREG[1:2]) .....	1707
31.4.7	RTP Direct Data Mode Write Register (RTPDDMW) .....	1708
31.4.8	RTP Pin Control 0 Register (RTPPC0) .....	1709
31.4.9	RTP Pin Control 1 Register (RTPPC1) .....	1710
31.4.10	RTP Pin Control 2 Register (RTPPC2) .....	1711
31.4.11	RTP Pin Control 3 Register (RTPPC3) .....	1712
31.4.12	RTP Pin Control 4 Register (RTPPC4) .....	1713
31.4.13	RTP Pin Control 5 Register (RTPPC5) .....	1714
31.4.14	RTP Pin Control 6 Register (RTPPC6) .....	1715
31.4.15	RTP Pin Control 7 Register (RTPPC7) .....	1717
31.4.16	RTP Pin Control 8 Register (RTPPC8) .....	1718
<b>32</b>	<b>eFuse Controller</b> .....	<b>1719</b>
32.1	Overview .....	1720
32.2	Introduction .....	1720
32.3	eFuse Controller Testing .....	1720

---

---

		1720
	32.3.1 eFuse Controller Connections to ESM .....	1720
	32.3.2 Checking for eFuse Errors After Power Up .....	1720
32.4	eFuse Controller Registers .....	1723
	32.4.1 EFC Boundary Control Register (EFCBOUND) .....	1723
	32.4.2 EFC Pins Register (EFCPINS) .....	1725
	32.4.3 EFC Error Status Register (EFCERRSTAT) .....	1726
	32.4.4 EFC Self Test Cycles Register (EFCSTCY) .....	1726
	32.4.5 EFC Self Test Signature Register (EFCSTSIG) .....	1727
A	<b>Revision History</b> .....	<b>1728</b>

## List of Figures

1-1.	Block Diagram .....	94
1-2.	Example: SPIDELAY – 0xFFFF7F448 .....	95
2-1.	Architectural Block Diagram .....	97
2-2.	Clock Test Register (CLKTEST) [offset = FFFF FFF8Ch].....	105
2-3.	LPO and Clock Detection, Untrimmed HF LPO.....	106
2-4.	Memory Map .....	109
2-5.	Hardware Memory Initialization Protocol .....	120
2-6.	SYS Pin Control Register 1 (SYSPC1) [offset = 00h].....	127
2-7.	SYS Pin Control Register 2 (SYSPC2) [offset = 04h].....	127
2-8.	SYS Pin Control Register 3 (SYSPC3) [offset = 08h].....	128
2-9.	SYS Pin Control Register 4 (SYSPC4) [offset = 0Ch] .....	128
2-10.	SYS Pin Control Register 5 (SYSPC5) [offset = 10h].....	129
2-11.	SYS Pin Control Register 6 (SYSPC6) [offset = 14h].....	129
2-12.	SYS Pin Control Register 7 (SYSPC7) [offset = 18h].....	130
2-13.	SYS Pin Control Register 8 (SYSPC8) [offset = 1Ch] .....	130
2-14.	SYS Pin Control Register 9 (SYSPC9) [offset = 20h].....	131
2-15.	Clock Source Disable Register (CSDIS) [offset = 30h] .....	132
2-16.	Clock Source Disable Set Register (CSDISSET) [offset = 34h] .....	133
2-17.	Clock Source Disable Clear Register (CSDISCLR) [offset = 38h].....	134
2-18.	Clock Domain Disable Register (CDDIS) [offset = 3Ch] .....	135
2-19.	Clock Domain Disable Set Register (CDDISSET) [offset = 40h] .....	136
2-20.	Clock Domain Disable Clear Register (CDDISCLR) [offset = 44h].....	137
2-21.	GCLK, HCLK, VCLK, and VCLK2 Source Register (GHVSRC) [offset = 48h] .....	139
2-22.	Peripheral Asynchronous Clock Source Register (VCLKASRC) [offset = 4Ch] .....	140
2-23.	RTI Clock Source Register (RCLKSRC) [offset = 50h] .....	141
2-24.	Clock Source Valid Status Register (CSVSTAT) [offset = 54h].....	142
2-25.	Memory Self-Test Global Control Register (MSTGCR) [offset = 58h] .....	143
2-26.	Memory Hardware Initialization Global Control Register (MINITGCR) [offset = 5Ch] .....	144
2-27.	MBIST Controller/Memory Initialization Enable Register (MSINENA) [offset = 60h].....	145
2-28.	MSTC Global Status Register (MSTCGSTAT) [offset = 68h] .....	146
2-29.	Memory Hardware Initialization Status Register (MINISTAT) [offset = 6Ch].....	147
2-30.	PLL Control Register 1 (PLLCTL1) [offset = 70h] .....	148
2-31.	PLL Control Register 2 (PLLCTL2) [offset = 74h] .....	149
2-32.	SYS Pin Control Register 10 (SYSPC10) [offset = 78h].....	150
2-33.	Die Identification Register, Lower Word (DIEIDL) [offset = 7Ch] .....	151
2-34.	Die Identification Register, Upper Word (DIEIDH) [offset = 80h] .....	151
2-35.	LPO/Clock Monitor Control Register (LPOMONCTL) [offset = 088h] .....	152
2-36.	Clock Test Register (CLKTEST) [offset = 8Ch] .....	155
2-37.	DFT Control Register (DFTCTRLREG) [offset = 90h] .....	157
2-38.	DFT Control Register 2 (DFTCTRLREG2) [offset = 94h] .....	158
2-39.	General Purpose Register (GPREG1) [offset = A0h] .....	159
2-40.	Inprecise Fault Status Register (IMPFASTS) [offset = A8h].....	160
2-41.	Inprecise Fault Write Address Register (IMPFTADD) [offset = ACh].....	161
2-42.	System Software Interrupt Request 1 Register (SSIR1) [offset = B0h].....	162
2-43.	System Software Interrupt Request 2 Register (SSIR2) [offset = B4h].....	162
2-44.	System Software Interrupt Request 3 Register (SSIR3) [offset = B8h].....	163
2-45.	System Software Interrupt Request 4 Register (SSIR4) [offset = BCCh] .....	163

2-46.	RAM Control Register (RAMGCR) [offset = C0h] .....	164
2-47.	Bus Matrix Module Control Register 1 (BMMCR) [offset = C4h] .....	165
2-48.	CPU Reset Control Register (CPURSTCR) [offset = CCh] .....	165
2-49.	Clock Control Register (CLKCNTRL) [offset = D0h] .....	166
2-50.	ECP Control Register (ECPCTL) [offset = D4h] .....	167
2-51.	DEV Parity Control Register 1 (DEVCR1) [offset = DCh] .....	168
2-52.	System Exception Control Register (SYSECR) [offset = E0h] .....	168
2-53.	System Exception Status Register (SYSESR) [offset = E4h] .....	169
2-54.	System Test Abort Status Register (SYSTASR) [offset = E8h] .....	170
2-55.	Global Status Register (GLBSTAT) [offset = ECh] .....	171
2-56.	Device Identification Register (DEVID) [offset = F0h].....	172
2-57.	Software Interrupt Vector Register (SSIVEC) [offset = F4h] .....	173
2-58.	System Software Interrupt Flag Register (SSIF) [offset = F8h].....	174
2-59.	PLL Control Register 3 (PLLCTL3) [offset = 00].....	176
2-60.	CPU Logic BIST Clock Prescaler (STCLKDIV) [offset = 08h].....	177
2-61.	Clock 2 Control Register (CLK2CNTRL) [offset = 3Ch].....	177
2-62.	Peripheral Asynchronous Clock Configuration 1 Register (VCLKACON1) [offset = 40h] .....	178
2-63.	Clock Slip Register (CLKSLIP) [offset = 70h] .....	179
2-64.	EFUSE Controller Control Register (EFC_CTLREG) [offset = ECh] .....	180
2-65.	Die Identification Register, Lower Word (DIEIDL_REG0) [offset = F0h].....	180
2-66.	Die Identification Register, Upper Word (DIEIDH_REG1) [offset = F4h] .....	181
2-67.	Die Identification Register, Lower Word (DIEIDL_REG2) [offset = F8h].....	181
2-68.	Die Identification Register, Upper Word (DIEIDH_REG3) [offset = FCh].....	181
2-69.	Peripheral Memory Protection Set Register 0 (PMPROTSET0) [offset = 00].....	183
2-70.	Peripheral Memory Protection Set Register 1 (PMPROTSET1) [offset = 04h] .....	183
2-71.	Peripheral Memory Protection Clear Register 0 (PMPROTCLR0) [offset = 10h].....	184
2-72.	Peripheral Memory Protection Clear Register 1 (PMPROTCLR1) [offset = 14h] .....	184
2-73.	Peripheral Protection Set Register 0 (PPROTSET0) [offset = 20h] .....	185
2-74.	Peripheral Protection Set Register 1 (PPROTSET1) [offset = 24h] .....	186
2-75.	Peripheral Protection Set Register 2 (PPROTSET2) [offset = 28h] .....	186
2-76.	Peripheral Protection Set Register 3 (PPROTSET3) [offset = 2Ch] .....	187
2-77.	Peripheral Protection Clear Register 0 (PPROTCLR0) [offset = 40h] .....	187
2-78.	Peripheral Protection Clear Register 1 (PPROTCLR1) [offset = 44h] .....	188
2-79.	Peripheral Protection Clear Register 2 (PPROTCLR2) [offset = 48h] .....	188
2-80.	Peripheral Protection Clear Register 3 (PPROTCLR3) [offset = 4Ch] .....	189
2-81.	Peripheral Memory Power-Down Set Register 0 (PCSPWRDWNSET0) [offset = 60h] .....	189
2-82.	Peripheral Memory Power-Down Set Register 1 (PCSPWRDWNSET1) [offset = 64h] .....	190
2-83.	Peripheral Memory Power-Down Clear Register 0 (PCSPWRDWNCNR0) [offset = 70h].....	190
2-84.	Peripheral Memory Power-Down Clear Register 1 (PCSPWRDWNCNR1) [offset = 74h].....	191
2-85.	Peripheral Power-Down Set Register 0 (PSPWRDWNSET0) [offset = 80h].....	192
2-86.	Peripheral Power-Down Set Register 1 (PSPWRDWNSET1) [offset = 84h].....	193
2-87.	Peripheral Power-Down Set Register 2 (PSPWRDWNSET2) [offset = 88h].....	193
2-88.	Peripheral Power-Down Set Register 3 (PSPWRDWNSET3) [offset = 8Ch] .....	194
2-89.	Peripheral Power-Down Clear Register 0 (PSPWRDWNCNR0) [offset = A0h].....	194
2-90.	Peripheral Power-Down Clear Register 1 (PSPWRDWNCNR1) [offset = A4h].....	195
2-91.	Peripheral Power-Down Clear Register 2 (PSPWRDWNCNR2) [offset = A8h].....	195
2-92.	Peripheral Power-Down Clear Register 3 (PSPWRDWNCNR) [offset = ACh].....	196
3-1.	PMM Block Diagram .....	198
3-2.	Core Power Domains.....	200

3-3.	Logic Power Domain Control Register (LOGICPDPWRCTRL0) [offset = 00] .....	206
3-4.	Memory Power Domain Control Register 0 (MEMPDPWRCTRL0) [offset = 10h] .....	207
3-5.	Power Domain Clock Disable Register (PDCLKDISREG) [offset = 20h] .....	208
3-6.	Power Domain Clock Disable Set Register (PDCLKDISSETREG) [offset = 24h] .....	209
3-7.	Power Domain Clock Disable Clear Register (PDCLKDISCLRREG) [offset = 28h] .....	210
3-8.	Logic Power Domain PD2 Power Status Register (LOGICPDPWRSTAT0) [offset = 40h] .....	211
3-9.	Logic Power Domain PD3 Power Status Register (LOGICPDPWRSTAT1) [offset = 44h] .....	212
3-10.	Logic Power Domain PD4 Power Status Register (LOGICPDPWRSTAT2) [offset = 48h] .....	213
3-11.	Logic Power Domain PD5 Power Status Register (LOGICPDPWRSTAT3) [offset = 4Ch] .....	214
3-12.	Memory Power Domain RAM_PD1 Power Status Register (MEMPDPWRSTAT0) [offset = 80h] .....	215
3-13.	Memory Power Domain RAM_PD2 Power Status Register (MEMPDPWRSTAT1) [offset = 84h] .....	216
3-14.	Memory Power Domain RAM_PD3 Power Status Register (MEMPDPWRSTAT2) [offset = 88h] .....	217
3-15.	Global Control Register 1 (GLOBALCTRL1) [offset = A0h] .....	218
3-16.	Global Status Register (GLOBALSTAT) [offset = A8h] .....	219
3-17.	PSCON Diagnostic Compare Key Register (PRCKEYREG) [offset = ACh] .....	219
3-18.	LogicPD PSCON Diagnostic Compare Status Register 1 (LPDDCSTAT1) [offset = B0h] .....	220
3-19.	LogicPD PSCON Diagnostic Compare Status Register 2 (LPDDCSTAT2) [offset = B4h] .....	221
3-20.	Memory PD PSCON Diagnostic Compare Status Register 1 (MPDDCSTAT1) [offset = B8h] .....	222
3-21.	Memory PD PSCON Diagnostic Compare Status Register 2 (MPDDCSTAT2) [offset = BCCh] .....	223
3-22.	Isolation Diagnostic Status Register (ISODIAGSTAT) [offset = C0h] .....	224
4-1.	PINMMR10 Control Register, Address = FFFF EB38h .....	226
4-2.	Output Multiplexing Example .....	227
4-3.	Input Multiplexing Example .....	229
4-4.	REVISION_REG: Revision Register (Address = FFFF EA00h) .....	231
4-5.	ENDIAN_REG: Device Endianness Register (Address = FFFF EA20h) .....	232
4-6.	KICK_REG0: Kicker Register 0 (Address = FFFF EA38h) .....	232
4-7.	KICK_REG1: Kicker Register 1 (Address = FFFF EA3Ch) .....	233
4-8.	ERR_RAW_STATUS_REG: Error Raw Status / Set Register (Address = FFFF EA0h) .....	234
4-9.	ERR_ENABLED_STATUS_REG: Error Enabled Status / Clear Register (Address = FFFF EA4h) .....	235
4-10.	ERR_ENABLE_REG: Error Signaling Enable Register (Address = FFFF EA8h) .....	236
4-11.	ERR_ENABLE_CLR_REG: Error Signaling Enable Clear Register (Address = FFFF EAECCh) .....	237
4-12.	FAULT_ADDRESS_REG: Fault Address Register (Address = FFFF EAF4h) .....	237
4-13.	FAULT_STATUS_REG: Fault Status Register (Address = FFFF EAF8h) .....	238
4-14.	FAULT_CLEAR_REG: Fault Clear Register (Address = FFFF EAFCh) .....	239
4-15.	PINMMRnn: Pin Multiplexing Control Registers (Address = FFFF EB10h - FFFF EB88h) .....	239
5-1.	ECC Byte Mapping .....	251
5-2.	ECC Malfunction Test Logic .....	254
5-3.	Flash Option Control Register (FRDCNTL) (offset = FFF8 7000h) .....	259
5-4.	32-bit, 4 Rows Flash Error Detection and Correction Control Register 1 (FEDACCTRL1) (offset = FFF8 7008h) .....	260
5-5.	Flash Error Correction and Correction Control Register 2 (FEDACCTRL2) (offset = FFF8 700Ch) .....	262
5-6.	Flash Corectable Error Count Register (FCOR_ERR_CNT) (offset = FFF8 7010h) .....	262
5-7.	Flash Correctable Error Address Register (FCOR_ERR_ADD) (offset = FFF8 7014h) .....	263
5-8.	Flash Correctable Error Position Register (FCOR_ERR_POS) (offset = FFF8 7018h) .....	264
5-9.	Flash Error Detection and Correction Status Register (FEDACSTATUS) (offset = FFF8 701Ch) .....	265
5-10.	Flash Un-Correctable Error Address Register (FUNC_ERR_ADD) (offset = FFF8 7020h) .....	267
5-11.	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS) (offset = FFF8 7024h) .....	268
5-12.	Primary Address Tag Register (FPRIM_ADD_TAG) (offset = FFF8 7028h) .....	269
5-13.	Duplicate Address Tag Register (FDUP_ADD_TAG) (offset = FFF8 702Ch) .....	269

5-14.	Flash Bank Protection Register (FBPROT) (offset = FFF8 7030h) .....	270
5-15.	Flash Bank Sector Enable Register (FBSE) (offset = FFF8 7034h) .....	270
5-16.	Flash Bank Busy Register (FBBUSY) (offset = FFF8 7038h).....	271
5-17.	Flash Bank Access Control Register (FBAC) (offset = FFF8 703Ch).....	272
5-18.	Flash Bank Fallback Power Register (FBFallback) (offset = FFF8 7040h).....	273
5-19.	Flash Bank/Pump Ready Register (FBPRDY) (offset = FFF8 7044h) .....	274
5-20.	Flash Pump Access Control Register 1 (FPAC1) (offset = FFF8 7048h) .....	275
5-21.	Flash Pump Access Control Register 2 (FPAC2) (offset = FFF8 704Ch) .....	276
5-22.	Flash Module Access Control Register (FMAC) [offset = FFF8 7050h) .....	276
5-23.	Flash Module Status Register (FMSTAT) (offset = FFF8 7054h) .....	277
5-24.	EEPROM Emulation Data MSW Register (FEMU_DMSW) (offset = FFF8 7058h).....	279
5-25.	EEPROM Emulation Data LSW Register (FEMU_DLW) (offset = FFF8 705Ch).....	279
5-26.	EEPROM Emulation ECC Register (FEMU_ECC) (offset = FFF8 7060h) .....	280
5-27.	Flash Lock Register (FLOCK) (offset = FFF8 7064h).....	280
5-28.	EEPROM Emulation Address Register (FEMU_ADDR) (offset = FFF8 7068h).....	281
5-29.	Diagnostic Control Register (FDIAGCTRL) (offset = FFF8 706Ch) .....	282
5-30.	Uncorrected Raw Data High Register (FRAW_DATAH) (offset = FFF8 7070h) .....	284
5-31.	Uncorrected Raw Data Low Register (FRAW_DATAL) [offset = FFF8 7074h).....	285
5-32.	Uncorrected Raw ECC Register (FRAW_ECC) (offset = FFF8 7078h) .....	286
5-33.	Parity Override Register (FPAR_OVR) (offset = FFF8 707Ch).....	287
5-34.	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS2) (offset = FFF8 70C0h) ....	288
5-35.	FSM Register Write Enable (FSM_WR_ENA) (offset = FFF8 7288h) .....	289
5-36.	FSM Sector Register (FSM_WR_ENA) (offset = FFF8 72A4h) .....	289
5-37.	EEPROM Emulation Configuration Register (EEPROM_CONFIG) (offset = FFF8 72B8h) .....	290
5-38.	EEPROM Emulation Error Detection and Correction Control Register 1 (EE_CTRL1) (offset = FFF8 7308h) .....	291
5-39.	EEPROM Emulation Error Correction and Correction Control Register 2 (EE_CTRL2) (offset = FFF8 730Ch).....	293
5-40.	EEPROM Emulation Error Corectable Error Count Register (EE_COR_ERR_CNT) (offset = FFF8 7310h) .....	293
5-41.	EEPROM Emulation Correctable Error Address Register (EE_COR_ERR_ADD) (offset = FFF8 7314h)...	294
5-42.	EEPROM Emulation Correctable Error Position Register (EE_COR_ERR_POS) (offset = FFF8 7318h) ...	295
5-43.	EEPROM Emulation Error Status Register (EE_STATUS) (offset = FFF8 731Ch) .....	296
5-44.	EEPROM Emulation Un-Correctable Error Address Register (EE_UNC_ERR_ADD) (offset = FFF8 7320h) .....	297
5-45.	Flash Bank Configuration Register (FCFG_BANK) (offset = FFF8 7400h) .....	298
6-1.	TCRAM Module Connections .....	300
6-2.	RAM Memory Map .....	301
6-3.	TCRAM Module Control Register (RAMCTRL) [offset = 00] .....	305
6-4.	TCRAM Module Single-Bit Error Correction Threshold Register (RAMTHRESHOLD) [offset = 04h] .....	306
6-5.	TCRAM Module Single-Bit Error Occurrences Counter Register (RAMOCCUR) [offset = 08h].....	307
6-6.	TCRAM Module Interrupt Control Register (RAMINTCTRL) [offset = 0Ch] .....	307
6-7.	TCRAM Module Error Status Register (RAMERRSTATUS) [offset = 10h].....	308
6-8.	TCRAM Module Single-Bit Error Address Register (RAMSERRADDR) [offset = 14h] .....	309
6-9.	TCRAM Module Uncorrectable Error Address Register (RAMUERRADDR) [offset = 1Ch] .....	310
6-10.	TCRAM Module Test Mode Control Register (RAMTEST) [offset = 30h] .....	311
6-11.	TCRAM Module Test Mode Vector Register (RAMADDRDECVECT) [offset = 38h] .....	312
6-12.	TCRAM Module Parity Error Address Register (RAMPERRADDR) [offset = 3Ch] .....	312
7-1.	PBIST Block Diagram .....	314
7-2.	PBIST Memory Self-Test Flow Diagram .....	316

7-3.	RAM Configuration Register (RAMT) [offset = 0160h] .....	321
7-4.	Datalogger Register (DLR) [offset = 0164h] .....	321
7-5.	PBIST Activate/ROM Clock Enable Register (PACT) [offset = 0180h] .....	322
7-6.	PBIST ID Register [offset = 184h] .....	323
7-7.	Override Register (OVER) [offset = 0188h] .....	323
7-8.	Fail Status Fail Register 0 (FSRF0) [offset = 0190h] .....	324
7-9.	Fail Status Fail Register 1 (FSRF1) [offset = 0194h] .....	324
7-10.	Fail Status Count 0 Register (FSRC0) [offset = 0198h] .....	325
7-11.	Fail Status Count Register 1 (FSRC1) [offset = 019Ch] .....	325
7-12.	Fail Status Address 0 Register (FSRA0) [offset = 01A0h] .....	326
7-13.	Fail Status Address 1 Register (FSRA1) [offset = 01A4h] .....	326
7-14.	Fail Status Data Register 0 (FSRDL0) [offset = 01A8h] .....	327
7-15.	Fail Status Data Register 1 (FSRDL1) [offset = 01B0h] .....	327
7-16.	ROM Mask Register (ROM) [offset = 01C0h] .....	328
7-17.	ROM Algorithm Mask Register (ALGO) [offset = 01C4h] .....	328
7-18.	RAM Info Mask Lower Register (RINFOL) [offset = 01C8h] .....	329
7-19.	RAM Info Mask Upper Register (RINFOU) [offset = 01CCh] .....	330
8-1.	STC Block Diagram .....	335
8-2.	Application Self-Test Flow Chart .....	337
8-3.	STC Global Control Register 0 (STCGCR0) [offset = 00] .....	340
8-4.	STC Global Control Register 1 (STCGCR1) [offset = 04h] .....	340
8-5.	Self-Test Run Timeout Counter Preload Register (STCTPR) [offset = 08h] .....	341
8-6.	STC Current ROM Address Register (STC_CADDR) [offset = 0Ch] .....	341
8-7.	STC Current Interval Count Register (STCCICR) [offset = 10h] .....	342
8-8.	Self-Test Global Status Register (STCGSTAT) [offset = 14h] .....	342
8-9.	Self-Test Fail Status Register (STCFSTAT) [offset = 18h] .....	343
8-10.	CPU1 Current MISR Register (CPU1_CURMISR3) [offset = 1Ch] .....	344
8-11.	CPU1 Current MISR Register (CPU1_CURMISR2) [offset = 20h] .....	344
8-12.	CPU1 Current MISR Register (CPU1_CURMISR1) [offset = 24h] .....	344
8-13.	CPU1 Current MISR Register (CPU1_CURMISR0) [offset = 28h] .....	344
8-14.	CPU2 Current MISR Register (CPU2_CURMISR3) [offset = 2Ch] .....	345
8-15.	CPU2 Current MISR Register (CPU2_CURMISR2) [offset = 30h] .....	345
8-16.	CPU2 Current MISR Register (CPU2_CURMISR1) [offset = 34h] .....	345
8-17.	CPU2 Current MISR Register (CPU2_CURMISR0) [offset = 38h] .....	345
8-18.	Signature Compare Self-Check Register (STCSCSCR) [offset = 3Ch] .....	346
9-1.	Block Diagram .....	349
9-2.	CCM-R4F Status Register (CCMSR) (Offset = FFFF F600h) .....	354
9-3.	CCM-R4F Key Register (CCMKEYR) (Offset = FFFF F604h) .....	355
10-1.	Clock Path From Oscillator Through PLL To Device .....	358
10-2.	Clock Generation Path .....	359
10-3.	Oscillator Implementation .....	360
10-4.	Operation of the FM-PLL module .....	364
10-5.	PLL Slip Detection & Reset/Bypass Block Diagram .....	369
10-6.	PLL Control 1 Register (PLLCTL1) [offset = FFFF FF70h] .....	373
10-7.	PLL Control 2 Register (PLLCTL2) [offset = FFFF FF74h] .....	374
10-8.	PLL Control 1 Register (PLLCTL3) [offset = FFFF E100h] .....	376
10-9.	PLL Clock Slip Control Register (CLKSLIP) [offset = FFFF E170h] .....	377
10-10.	General Purpose Register1 (GPREG1) [offset = FFFF FFA0h] .....	378
10-11.	SSW PLL BIST Control Register 1 (SSWPPLL1) [offset = 24h] .....	379

10-12. SSW PLL BIST Control Register 2 (SSWPLL2) [offset = 28h] .....	380
10-13. SSW PLL BIST Control Register 3 (SSWPLL3) [offset = 2Ch] .....	381
10-14. LPO/Clock Monitor Control Register (LPOMONCTL) [offset = 88h] .....	381
10-15. Clock Test Register (CLKTEST) [offset = 8Ch] .....	384
10-16. Basic PLL Circuit .....	385
10-17. PFD Timing .....	385
10-18. PLL Modulation Block Diagram .....	386
10-19. Frequency vs. Time .....	387
11-1. DCC Operation .....	391
11-2. Counter Relationship .....	393
11-3. Clock1 Slower Than Clock0 - Results in an Error and Stops Counting .....	393
11-4. Clock1 Faster Than Clock0 - Results in an Error and Stops Counting .....	394
11-5. Clock1 Not Present - Results in an Error and Stops Counting .....	394
11-6. Clock0 Not Present - Results in an Error and Stops Counting .....	395
11-7. DCC Control Register (DCCGCTRL) [offset = 00] .....	398
11-8. DCC Revision Id Register (DCCREV) [offset = 4h] .....	399
11-9. DCC Counter0 Seed Register (DCCCNT0SEED) [offset = 8h] .....	399
11-10. DCC Valid0 Seed Register (DCCVALID0SEED) [offset = Ch] .....	400
11-11. DCC Counter1 Seed Register (DCCCNT1SEED) [offset = 10h] .....	400
11-12. DCC Status Register (DCCSTAT) [offset = 14h] .....	401
11-13. DCC Counter0 Value Register (DCCCNT0) [offset = 18h] .....	401
11-14. DCC Valid0 Value Register (DCCVALID0) [offset = 1Ch] .....	402
11-15. DCC Counter1 Value Register (DCCCNT1) [offset = 20h] .....	402
11-16. DCC Counter1 Clock Source Selection Register (DCCCNT1CLKSRC) [offset = 24h] .....	403
11-17. DCC Counter0 Clock Source Selection Register (DCCCNT0CLKSRC) [offset = 24h] .....	403
12-1. Block Diagram .....	405
12-2. Interrupt Response Handling .....	406
12-3. <del>ERROR</del> Pin Response Handling .....	406
12-4. <del>ERROR</del> Pin Timing - Example 1 .....	408
12-5. <del>ERROR</del> Pin Timing - Example 2 .....	408
12-6. <del>ERROR</del> Pin Timing - Example 3 .....	408
12-7. <del>ERROR</del> Pin Timing - Example 4 .....	408
12-8. <del>ERROR</del> Pin Timing - Example 5 .....	408
12-9. <del>ERROR</del> Pin Timing - Example 6 .....	409
12-10. ESM Initialization .....	410
12-11. ESM Enable <del>ERROR</del> Pin Action/Response Register 1 (ESMEEPAPR1) [offset = FFFF F500h] .....	412
12-12. ESM Disable <del>ERROR</del> Pin Action/Response Register 1 (ESMDEPAPR1) [offset = FFFF F504h] .....	412
12-13. ESM Interrupt Enable Set/Status Register 1 (ESMIESR1) [offset = FFFF F508h] .....	413
12-14. ESM Interrupt Enable Clear/Status Register 1 (ESMIECR1) [offset = FFFF F50Ch] .....	413
12-15. ESM Interrupt Level Set/Status Register 1 (ESMILSR1) [offset = FFFF F510h] .....	414
12-16. ESM Interrupt Level Clear/Status Register 1 (ESMILCR1) [offset = FFFF F514h] .....	414
12-17. ESM Status Register 1 (ESMSR1) [offset = FFFF F518h] .....	415
12-18. ESM Status Register 2 (ESMSR2) [offset = FFFF F51Ch] .....	415
12-19. ESM Status Register 3 (ESMSR3) [offset = FFFF F520h] .....	416
12-20. ESM <del>ERROR</del> Pin Status Register (ESMEPSR) [offset = FFFF F524h] .....	416
12-21. ESM Interrupt Offset High Register (ESMIOFFHR) [offset = FFFF F528h] .....	417
12-22. ESM Interrupt Offset Low Register (ESMIOFFLR) [offset = FFFF F52Ch] .....	418
12-23. ESM Low-Time Counter Register (ESMLTCR) [offset = FFFF F530h] .....	419
12-24. ESM Low-Time Counter Preload Register (ESMLTCP) [offset = FFFF F534h] .....	419

12-25. ESM Error Key Register (ESMEKR) [offset = FFFF F538h] .....	420
12-26. ESM Status Shadow Register 2 (ESMSSR2) [offset = FFFF F53Ch] .....	420
12-27. ESM Influence <b>ERROR</b> Pin Set/Status Register 4 (ESMIEPSR4) [offset = FFFF F540h] .....	421
12-28. ESM Influence <b>ERROR</b> Pin Clear/Status Register 4 (ESMIEPCR4) [offset = FFFF F544h] .....	421
12-29. ESM Interrupt Enable Set/Status Register 4 (ESMIESR4) [offset = FFFF F548h] .....	422
12-30. ESM Interrupt Enable Clear/Status Register 4 (ESMIECR4) [offset = FFFF F54Ch] .....	422
12-31. ESM Interrupt Level Set/Status Register 4 (ESMILSR4) [offset = FFFF F550h] .....	423
12-32. ESM Interrupt Level Clear/Status Register 4 (ESMILCR4) [offset = FFFF F554h] .....	423
12-33. ESM Status Register 4 (ESMSR4) [offset = FFFF F558h] .....	424
13-1. RTI Block Diagram .....	427
13-2. Counter Block Diagram .....	428
13-3. Compare Unit Block Diagram (shows only 1 of 4 blocks for simplification) .....	430
13-4. Timebase Control .....	431
13-5. Clock Detection Scheme .....	431
13-6. Switch to NTUx .....	432
13-7. Missing NTUx Signal Example .....	433
13-8. Digital Watchdog .....	433
13-9. DWD Operation .....	434
13-10. Digital Windowed Watchdog Timing Example .....	435
13-11. Digital Windowed Watchdog Operation Example (25% Window) .....	435
13-12. RTI Global Control Register (RTIGCTRL) [offset = 00] .....	438
13-13. RTI Timebase Control Register (RTITBCTRL) [offset = 04h] .....	439
13-14. RTI Capture Control Register (RTICAPCTRL) [offset = 08h] .....	440
13-15. RTI Compare Control Register (RTICOMPCTRL) [offset = 0Ch] .....	441
13-16. RTI Free Running Counter 0 Register (RTIFRC0) [offset = 10h] .....	442
13-17. RTI Up Counter 0 Register (RTIUC0) [offset = 14h] .....	442
13-18. RTI Compare Up Counter 0 Register (RTICPUC0) [offset = 18h] .....	443
13-19. RTI Capture Free Running Counter 0 Register (RTICAFCR0) [offset = 20h] .....	443
13-20. RTI Capture Up Counter 0 Register (RTICAUC0) [offset = 24] .....	444
13-21. RTI Free Running Counter 1 Register (RTIFRC1) [offset = 30h] .....	444
13-22. RTI Up Counter 1 Register (RTIUC1) [offset = 34h] .....	445
13-23. RTI Compare Up Counter 1 Register (RTICPUC1) [offset = 38h] .....	445
13-24. RTI Capture Free Running Counter 1 Register (RTICAFCR1) [offset = 40h] .....	447
13-25. RTI Capture Up Counter 1 Register (RTICAUC1) [offset = 44h] .....	447
13-26. RTI Compare 0 Register (RTICOMP0) [offset = 50h] .....	448
13-27. RTI Update Compare 0 Register (RTIUDCP0) [offset = 54h] .....	448
13-28. RTI Compare 1 Register (RTICOMP1) [offset = 58h] .....	449
13-29. RTI Update Compare 1 Register (RTIUDCP1) [offset = 5Ch] .....	449
13-30. RTI Compare 2 Register (RTICOMP2) [offset = 60h] .....	450
13-31. RTI Update Compare 2 Register (RTIUDCP2) [offset = 64h] .....	450
13-32. RTI Compare 3 Register (RTICOMP3) [offset = 68h] .....	451
13-33. RTI Update Compare 3 Register (RTIUDCP3) [offset = 6Ch] .....	451
13-34. RTI Timebase Low Compare Register (RTITBLCOMP) [offset = 70h] .....	452
13-35. RTI Timebase High Compare Register (RTITBHCMP) [offset = 74h] .....	452
13-36. RTI Set Interrupt Control Register (RTISETINTENA) [offset = 80h] .....	453
13-37. RTI Clear Interrupt Control Register (RTICLEARINTENA) [offset = 84h] .....	455
13-38. RTI Interrupt Flag Register (RTIINTFLAG) [offset = 88h] .....	457
13-39. Digital Watchdog Control Register (RTIDWDCTRL) [offset = 90h] .....	458
13-40. Digital Watchdog Preload Register (RTIDWDPRLD) [offset = 94h] .....	459

13-41. Watchdog Status Register (RTIWDSTATUS) [offset = 98h] .....	460
13-42. RTI Watchdog Key Register (RTIDWDKEY) [offset = 9Ch] .....	461
13-43. RTI Watchdog Down Counter Register (RTIDWDCNTR) [offset = A0h] .....	462
13-44. Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL) [offset = A4h] .....	462
13-45. Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL) [offset = A8h] .....	463
14-1. CRC Controller Block Diagram For One Channel .....	466
14-2. LFSR .....	468
14-3. AUTO Mode Using Hardware Timer Trigger .....	471
14-4. AUTO Mode With Software CPU Trigger .....	471
14-5. Semi-CPU Mode With Hardware Timer Trigger .....	472
14-6. Timeout Example 1 .....	474
14-7. Timeout Example 2 .....	475
14-8. Timeout Example 3 .....	475
14-9. CRC Global Control Register 0 (CRC_CTRL0) [offset = 00h] .....	481
14-10. CRC Global Control Register 1 (CRC_CTRL1) [offset = 08h] .....	481
14-11. CRC Global Control Register 2 (CRC_CTRL2) [offset = 10h] .....	482
14-12. CRC Interrupt Enable Set Register (CRC_INTS) [offset = 18h] .....	483
14-13. CRC Interrupt Enable Reset Register (CRC_INTR) [offset = 20h] .....	486
14-14. CRC Interrupt Status Register (CRC_STATUS) [offset = 28h] .....	489
14-15. CRC Interrupt Offset (CRC_INT_OFFSET_REG) [offset = 30h] .....	490
14-16. CRC Busy Register (CRC_BUSY) [offset = 38h] .....	491
14-17. CRC Pattern Counter Preload Register 1 (CRC_PCOUNT_REG1) [offset = 40h] .....	491
14-18. CRC Sector Counter Preload Register 1 (CRC_SCOUNT_REG1) [offset = 44h] .....	492
14-19. CRC Current Sector Preload Register 1 (CRC_CURSEC_REG1) [offset = 48h] .....	492
14-20. CRC Channel 1 Watchdog Timeout Preload Register A (CRC_WDTOPLD1) [offset = 4Ch] .....	493
14-21. CRC Channel 1 Block Complete Timeout Preload Register B (CRC_BCTOPLD1) [offset = 50h] .....	493
14-22. Channel 1 PSA Signature Low Register (PSA_SIGREGL1) [offset = 60h] .....	494
14-23. Channel 1 PSA Signature High Register (PSA_SIGREGH1) [offset = 64h] .....	494
14-24. Channel 1 CRC Value Low Register (CRC_REGL1) [offset = 68h] .....	494
14-25. Channel 1 CRC Value High Register (CRC_REGH1) [offset = 6Ch] .....	495
14-26. Channel 1 PSA Sector Signature Low Register (PSA_SECSIGREGL1) [offset = 70h] .....	495
14-27. Channel 1 PSA Sector Signature High Register (PSA_SECSIGREGH1) [offset = 74h] .....	495
14-28. Channel 1 Raw Data Low Register (RAW_DATAREGL1) [offset = 78h] .....	496
14-29. Channel 1 Raw Data High Register (RAW_DATAREGH1) [offset = 7Ch] .....	496
14-30. CRC Pattern Counter Preload Register 2 (CRC_PCOUNT_REG2) [offset = 80h] .....	496
14-31. CRC Sector Counter Preload Register 2 (CRC_SCOUNT_REG2) [offset = 84h] .....	497
14-32. CRC Current Sector Register 2 (CRC_CURSEC_REG2) [offset = 88h] .....	497
14-33. CRC Channel 2 Watchdog Timeout Preload Register A (CRC_WDTOPLD2) [offset = 8Ch] .....	498
14-34. CRC Channel 2 Block Complete Timeout Preload Register B (CRC_BCTOPLD2) [offset = 90h] .....	498
14-35. Channel 2 PSA Signature Low Register (PSA_SIGREGL2) [offset = A0h] .....	499
14-36. Channel 2 PSA Signature High Register (PSA_SIGREGH2) [offset = A4h] .....	499
14-37. Channel 2 CRC Value Low Register (CRC_REGL2) [offset = A8h] .....	499
14-38. Channel 2 CRC Value High Register (CRC_REGH2) [offset = ACh] .....	500
14-39. Channel 2 PSA Sector Signature Low Register (PSA_SECSIGREGL2) [offset = B0h] .....	500
14-40. Channel 2 PSA Sector Signature High Register (PSA_SECSIGREGH2) [offset = B4h] .....	500
14-41. Channel 2 Raw Data Low Register (RAW_DATAREGL2) [offset = B8h] .....	501
14-42. Channel 2 Raw Data High Register (RAW_DATAREGH2) [offset = BCh] .....	501
14-43. Data Bus Selection Register (CRC_TRACE_BUS_SEL) [offset = 140h] .....	502
15-1. Device Level Interrupt Block Diagram .....	505

15-2.	VIM Interrupt Handling Block Diagram .....	507
15-3.	VIM Channel Mapping .....	508
15-4.	VIM in Default State .....	509
15-5.	VIM in a Programmed State .....	509
15-6.	Interrupt Channel Management .....	510
15-7.	VIM Interrupt Address Memory Map .....	511
15-8.	Parity Bit Mapping .....	513
15-9.	Detail of the IRQ Input .....	514
15-10.	Capture Event Sources .....	515
15-11.	Interrupt Vector Table Parity Flag Register (PARFLG) [Offset = FFFF FDECh] .....	519
15-12.	Interrupt Vector Table Parity Control Register (PARCTL) [Offset = FFFF FDF0h] .....	519
15-13.	Address Parity Error Register (ADDERR) [Offset = FFFF FDF4h] .....	520
15-14.	Fall-Back Address Parity Error Register (FBPARERR) [Offset = FFFF FDF8h] .....	520
15-15.	IRQ Index Offset Vector Register (IRQINDEX) [Offset = FFFF FE00h] .....	522
15-16.	FIQ Index Offset Vector Register (FIQINDEX) [Offset = FFFF FE04h] .....	522
15-17.	FIQ/IRQ Program Control Register 0 (FIRQPR0) [offset = FFFF FE10h] .....	523
15-18.	FIQ/IRQ Program Control Register 1 (FIRQPR1) [offset = FFFF FE14h] .....	523
15-19.	FIQ/IRQ Program Control Register 2 (FIRQPR2) [offset = FFFF FE18h] .....	523
15-20.	Pending Interrupt Read Location Register 0 (INTREQ0) [offset = FFFF FE20h] .....	524
15-21.	Pending Interrupt Read Location 1 (INTREQ1) Register [offset = FFFF FE24h] .....	524
15-22.	Pending Interrupt Read Location 2 (INTREQ2) Register [offset = FFFF FE28h] .....	524
15-23.	Interrupt Enable Set Register 0 (REQENASET0) [offset = FFFF FE30h] .....	525
15-24.	Interrupt Enable Set Register 1 (REQENASET1) [offset = FFFF FE34h] .....	525
15-25.	Interrupt Enable Set Register 2 (REQENASET2) [offset = FFFF FE38h] .....	525
15-26.	Interrupt Enable Clear Register 0 (REQENACLR0) [offset = FFFF FE40h] .....	526
15-27.	Interrupt Enable Clear Register 1 (REQENACLR1) [offset = FFFF FE44h] .....	526
15-28.	Interrupt Enable Clear Register 2 (REQENACLR2) [offset = FFFF FE48h] .....	526
15-29.	Wake-Up Enable Set Register 0 (WAKEENASET0) [offset = FFFF FE50h] .....	527
15-30.	Wake-Up Enable Set Register 1 (WAKEENASET1) [offset = FFFF FE54h] .....	527
15-31.	Wake-Up Enable Set Register 2 (WAKEENASET2) [offset = FFFF FE58h] .....	527
15-32.	Wake-Up Enable Clear Register 0 (WAKEENACLR0) [offset = FFFF FE60h] .....	528
15-33.	Wake-Up Enable Clear Register 1 (WAKEENACLR1) [offset = FFFF FE64h] .....	528
15-34.	Wake-Up Enable Clear Register 2 (WAKEENACLR2) [offset = FFFF FE68h] .....	528
15-35.	IRQ Interrupt Vector Register (IRQVECREG) [Offset = FFFF FE70h] .....	529
15-36.	IRQ Interrupt Vector Register (FIQVECREG) [Offset = FFFF FE74h] .....	529
15-37.	Capture Event Register (CAPEVT) [Offset = FFFF FE78h] .....	530
15-38.	Interrupt Control Registers[0:31] (CHANCTRL[0:23]) [Offset = FFFF FE80h - FFFF FEDCh] .....	531
16-1.	DMA Block Diagram .....	534
16-2.	Example of a DMA Transfer Using Frame Trigger Source .....	535
16-3.	Example of a DMA Transfer Using Block Trigger Source .....	535
16-4.	DMA Request Mapping and Control Packet Organization .....	536
16-5.	Control Packet Organization and Memory Map .....	537
16-6.	DMA Transfer Example 1 .....	539
16-7.	DMA Indexing Example 1 .....	539
16-8.	DMA Indexing Example 2 .....	540
16-9.	Fixed Priority Scheme .....	540
16-10.	Example of Priority Queues .....	541
16-11.	Example Channel Assignments .....	542
16-12.	Example of DMA Data Unpacking .....	543

16-13. Example of DMA Data Packing .....	544
16-14. DMA Interrupts .....	546
16-15. Detailed Interrupt Structure (Frame Transfer Complete Path) .....	547
16-16. Example of Channel Chaining.....	549
16-17. Example of Protection Mechanism .....	550
16-18. Global Control Register (GCTRL) [offset = 00] .....	555
16-19. Channel Pending Register (PEND) [offset = 04h] .....	556
16-20. DMA Status Register (DMASTAT) [offset = 0Ch].....	556
16-21. HW Channel Enable Set and Status Register (HWCHENAS) [offset = 14h] .....	557
16-22. HW Channel Enable Reset and Status Register (HWCHENAR) [offset = 1Ch].....	557
16-23. SW Channel Enable Set and Status Register (SWCHENAS) [offset = 24h].....	558
16-24. SW Channel Enable Reset and Status Register (SWCHENAR) [offset = 2Ch] .....	559
16-25. Channel Priority Set Register (CHPRIOS) [offset = 34h] .....	559
16-26. Channel Priority Reset Register (CHPRIOR) [offset = 3Ch] .....	560
16-27. Global Channel Interrupt Enable Set Register (GCHIENAS) [offset = 44h].....	560
16-28. Global Channel Interrupt Enable Reset Register (GCHIENAR) [offset = 4Ch] .....	561
16-29. DMA Request Assignment Register 0 (DREQASI0) [offset = 54h].....	562
16-30. DMA Request Assignment Register 1 (DREQASI1) [offset = 58h].....	563
16-31. DMA Request Assignment Register 2 (DREQASI2) [offset = 5Ch] .....	564
16-32. DMA Request Assignment Register 3 (DREQASI3) [offset = 60h].....	565
16-33. Port Assignment Register 0 (PAR0) [offset = 94h] .....	566
16-34. Port Assignment Register 1 (PAR1) [offset = 98h] .....	567
16-35. FTC Interrupt Mapping Register (FTCMAP) [offset = B4h].....	568
16-36. LFS Interrupt Mapping Register (LFSMAP) [offset = BCh].....	568
16-37. HBC Interrupt Mapping Register (HBCMAP) [offset = C4h].....	569
16-38. BTC Interrupt Mapping Register (BTCMAP) [offset = CCh].....	569
16-39. BER Interrupt Mapping Register (BERMAP) [offset = D4h] .....	570
16-40. FTC Interrupt Enable Set (FTCINTENAS) [offset = DCh] .....	570
16-41. FTC Interrupt Enable Reset (FTCINTENAR) [offset = E4h] .....	571
16-42. LFS Interrupt Enable Set (LFSINTENAS) [offset = ECh] .....	571
16-43. LFS Interrupt Enable Reset (LFSINTENAR) [offset = F4h] .....	572
16-44. HBC Interrupt Enable Set (HBCINTENAS) [offset = FCh].....	572
16-45. HBC Interrupt Enable Reset (HBCINTENAR) [offset = 104h].....	573
16-46. BTC Interrupt Enable Set (BTCINTENAS) [offset = 10Ch].....	573
16-47. BTC Interrupt Enable Reset (BTCINTENAR) [offset = 114h] .....	574
16-48. Global Interrupt Flag Register (GINTFLAG) [offset = 11Ch] .....	574
16-49. FTC Interrupt Flag Register (FTCFLAG) [offset = 124h] .....	575
16-50. LFS Interrupt Flag Register (LFSFLAG) [offset = 12Ch].....	575
16-51. HBC Interrupt Flag Register (HBCFLAG) [offset = 134h].....	576
16-52. BTC Interrupt Flag Register (BTCFLAG) [offset = 13Ch].....	576
16-53. BER Interrupt Flag Register (BERFLAG) [offset = 144h] .....	577
16-54. FTCA Interrupt Channel Offset Register (FTCAOFFSET) [offset = 14Ch] .....	577
16-55. LFSA Interrupt Channel Offset Register (LFSAOFFSET) [offset = 150h] .....	578
16-56. HBCA Interrupt Channel Offset Register (HBCAOFFSET) [offset = 154h].....	578
16-57. BTCA Interrupt Channel Offset Register (BTCAOFFSET) [offset = 158h] .....	579
16-58. BERA Interrupt Channel Offset Register (BERAOFFSET) [offset = 15Ch] .....	579
16-59. FTCB Interrupt Channel Offset Register (FTCBOFFSET) [offset = 160h] .....	580
16-60. LFSB Interrupt Channel Offset Register (LFSBOFFSET) [offset = 164h] .....	580
16-61. HBCB Interrupt Channel Offset Register (HBCBOFFSET) [offset = 168h].....	581

16-62. BTCB Interrupt Channel Offset Register (BTCBOFFSET) [offset = 16Ch] .....	581
16-63. BERB Interrupt Channel Offset Register (BERBOFFSET) [offset = 170h] .....	582
16-64. Port Control Register (PTCTRL) [offset = 178h] .....	583
16-65. RAM Test Control (RTCTRL) [offset = 17Ch] .....	584
16-66. Debug Control (DCTRL) [offset = 180h] .....	584
16-67. Watch Point Register (WPR) [offset = 184h] .....	585
16-68. Watch Mask Register (WMR) [offset = 188h] .....	585
16-69. Port B Active Channel Source Address Register (PBACDADDR) [offset = 198h] .....	586
16-70. Port B Active Channel Destination Address Register (PBACDADDR) [offset = 19Ch] .....	587
16-71. Port B Active Channel Transfer Count Register (PBACTC) [offset = 1A0h] .....	587
16-72. Parity Control Register (DMAPCR) [offset = 1A8h] .....	588
16-73. DMA Parity Error Address Register (DMAPAR) [offset = 1ACh] .....	589
16-74. DMA Memory Protection Control Register (DMAMPCTRL) [offset = 1B0h] .....	590
16-75. DMA Memory Protection Status Register (DMAMPST) [offset = 1B4h] .....	592
16-76. DMA Memory Protection Region 0 Start Address Register (DMAMPR0S) [offset = 1B8h] .....	593
16-77. DMA Memory Protection Region 0 End Address Register (DMAMPR0E) [offset = 1BCh] .....	593
16-78. DMA Memory Protection Region 1 Start Address Register (DMAMPR1S) [offset = 1C0h] .....	594
16-79. DMA Memory Protection Region 1 End Address Register (DMAMPR1E) [offset = 1C4h] .....	594
16-80. DMA Memory Protection Region 2 Start Address Register (DMAMPR2S) [offset = 1C8h] .....	595
16-81. DMA Memory Protection Region 2 End Address Register (DMAMPR2E) [offset = 1CCh] .....	595
16-82. DMA Memory Protection Region 3 Start Address Register (DMAMPR3S) [offset = 1D0h] .....	596
16-83. DMA Memory Protection Region 3 End Address Register (DMAMPR3E) [offset = 1D4h] .....	596
16-84. Initial Source Address (ISADDR) [offset = 00] .....	597
16-85. Initial Destination Address Register (IDADDR) [offset = 04h] .....	598
16-86. Initial Transfer Count Register (ITCOUNT) [offset = 08h] .....	598
16-87. Channel Control Register (CHCTRL) [offset = 10h] .....	599
16-88. Element Index Offset Register (EIOFF) [offset = 14h] .....	600
16-89. Frame Index Offset Register (FIOFF) [offset = 18h] .....	600
16-90. Current Source Address Register (CSADDR) [offset = 800h] .....	601
16-91. Current Destination Address Register (CDADDR) [offset = 804h] .....	601
16-92. Current Transfer Count Register (CTCOUNT) [offset = 808h] .....	602
17-1. EMIF Functional Block Diagram .....	605
17-2. Timing Waveform of SDRAM PRE Command .....	609
17-3. EMIF to 2M × 16 × 4 bank SDRAM Interface .....	609
17-4. EMIF to 512K × 16 × 2 bank SDRAM Interface .....	610
17-5. Timing Waveform for Basic SDRAM Read Operation .....	617
17-6. Timing Waveform for Basic SDRAM Write Operation .....	618
17-7. EMIF Asynchronous Interface .....	620
17-8. EMIF to 8-bit/16-bit Memory Interface .....	621
17-9. Common Asynchronous Interface .....	621
17-10. Timing Waveform of an Asynchronous Read Cycle in Normal Mode .....	625
17-11. Timing Waveform of an Asynchronous Write Cycle in Normal Mode .....	627
17-12. Timing Waveform of an Asynchronous Read Cycle in Select Strobe Mode .....	629
17-13. Timing Waveform of an Asynchronous Write Cycle in Select Strobe Mode .....	631
17-14. Asynchronous Read in Page Mode .....	632
17-15. Module ID Register (MIDR) [offset = 00] .....	638
17-16. Asynchronous Wait Cycle Configuration Register (AWCCR) [offset = 04h] .....	639
17-17. SDRAM Configuration Register (SDCR) [offset = 08h] .....	640
17-18. SDRAM Refresh Control Register (SDRCR) [offset = 0Ch] .....	641

17-19. Asynchronous <i>n</i> Configuration Register (CE <i>n</i> CFG) [offset = 10h - 1Ch].....	642
17-20. SDRAM Timing Register (SDTIMR) [offset = 20h] .....	643
17-21. SDRAM Self Refresh Exit Timing Register (SDSRETR) [offset = 3Ch] .....	644
17-22. EMIF Interrupt Raw Register (INTRAW) [offset = 40h] .....	645
17-23. EMIF Interrupt Mask Register (INTMSK) [offset = 44h].....	646
17-24. EMIF Interrupt Mask Set Register (INTMSKSET) [offset = 48h].....	647
17-25. EMIF Interrupt Mask Clear Register (INTMSKCLR) [offset = 4Ch].....	648
17-26. Page Mode Control Register (PMCR) [offset = 68h] .....	649
17-27. Example Configuration Interface .....	651
17-28. SDRAM Timing Register (SDTIMR) .....	652
17-29. SDRAM Self Refresh Exit Timing Register (SDSRETR) .....	653
17-30. SDRAM Refresh Control Register (SDRCR) .....	653
17-31. SDRAM Configuration Register (SDCR) .....	654
17-32. LH28F800BJE-PTTL90 to EMIF Read Timing Waveforms .....	655
17-33. LH28F800BJE-PTTL90 to EMIF Write Timing Waveforms.....	656
17-34. Asynchronous <i>m</i> Configuration Register ( <i>m</i> = 1, 2) (CE <i>n</i> CFG ( <i>n</i> = 2, 3)).....	657
18-1. System Overlay Block Diagram .....	659
18-2. Region Definition Example.....	660
18-3. POM Global Control Register (POMGLBCTRL) [address = FFA04000h] .....	662
18-4. POM Revision ID (POMREV) [address = FFA04004h] .....	663
18-5. POM Clock Gate Control Register [address = FFA04008h].....	663
18-6. POM Status Register [address = FFA0400Ch] .....	664
18-7. POM Program Region Start Register x (POMPROGSTARTx) [address = FFA04200h, FFA04210h, ..., FFA043F0h] .....	665
18-8. POM Overlay Region Start Register x (POMOVLSTARTx) [address = FFA04204h, FFA04214h, ..., FFA043F4h] .....	665
18-9. POM Region Size Register x (POMREGSIZEx) [address = FFA04208h, FFA04218h, ..., FFA043F8h] ....	666
18-10. POM Integration Control Register (POMITCTRL) [address = FFA04F00h].....	666
18-11. POM Claim Set Register (POMCLAIMSET) [address = FFA04FA0h] .....	667
18-12. POM Claim Clear Register (POMCLAIMCLR) [address = FFA04FA4h] .....	668
18-13. POM Lock Access Register (POMLOCKACCESS) [address = FFA04FB0h].....	669
18-14. POM Lock Status Register (POMLOCKSTATUS) [address = FFA04FB4h] .....	669
18-15. POM Authentication Status Register (POMAUTHSTATUS) [address = FFA04FB8h].....	669
18-16. POM Device ID Register (POMDEVID) [address = FFA04FC8h] .....	670
18-17. POM Device Type Register (POMDEVTYPE) [address = FFA04FCCh] .....	670
18-18. POM Peripheral ID 4 Register (POMPERIPHERALID4) [address = FFA04FD0h].....	671
18-19. POM Peripheral ID 5 Register (POMPERIPHERALID5) [address = FFA04FD4h].....	671
18-20. POM Peripheral ID 6 Register (POMPERIPHERALID6) [address = FFA04FD8h].....	672
18-21. POM Peripheral ID 7 Register (POMPERIPHERALID7) [address = FFA04FDCh] .....	672
18-22. POM Peripheral ID 0 Register (POMPERIPHERALID0) [address = FFA04FE0h].....	673
18-23. POM Peripheral ID 1 Register (POMPERIPHERALID1) [address = FFA04FE4] .....	673
18-24. POM Peripheral ID 2 Register (POMPERIPHERALID2) [address = FFA04FE8h] .....	674
18-25. POM Peripheral ID 3 Register (POMPERIPHERALID3) [address = FFA04FECh] .....	674
18-26. POM Component ID 0 Register (POMCOMPONENTID0) [address = FFA04FF0h].....	675
18-27. POM Component ID 1 Register (POMCOMPONENTID1) [address = FFA04FF4h] .....	675
18-28. POM Component ID 2 Register (POMCOMPONENTID2) [address = FFA04FF8h] .....	676
18-29. POM Component ID 3 Register (POMCOMPONENTID3) [address = FFA04FFCh].....	676
19-1. Channel Assignments of Two ADC Cores .....	678
19-2. ADC Block Diagram .....	679

19-3.	FIFO Implementation .....	684
19-4.	Format of Conversion Result Read from FIFO, 12-bit ADC .....	684
19-5.	Format of Conversion Result Read from FIFO, 10-bit ADC .....	685
19-6.	ADC Memory Mapping .....	685
19-7.	Format of Conversion Result Directly Read from ADC RAM, 12-bit ADC .....	686
19-8.	Format of Conversion Result Directly Read from ADC RAM, 10-bit ADC .....	686
19-9.	Conversion Results Storage .....	686
19-10.	Self-Test and Calibration Logic .....	695
19-11.	Mid-point Value Calculation .....	698
19-12.	Self-Test and Calibration Logic .....	699
19-13.	Timing for Self-Test Mode .....	700
19-14.	Timing for Sample Capacitor Discharge Mode .....	701
19-15.	ADC Memory Map in Parity Test Mode .....	703
19-16.	GPIO Functionality of ADxEVT .....	704
19-17.	ADC Reset Control Register (ADRSTCR) [offset = 00] .....	708
19-18.	ADC Operating Mode Control Register (ADOPMODECR) [offset = 04] .....	708
19-19.	ADC Clock Control Register (ADCLOCKCR) [offset = 08h] .....	710
19-20.	ADC Calibration Mode Control Register (ADCALCR) [offset = 0Ch] .....	710
19-21.	ADC Event Group Operating Mode Control Register (ADEVMODECR) [offset = 10h] .....	712
19-22.	ADC Group1 Operating Mode Control Register (ADG1MODECR) [offset = 14h] .....	714
19-23.	ADC Group2 Operating Mode Control Register (ADG2MODECR) [offset = 18h] .....	716
19-24.	ADC Event Group Trigger Source Select Register (ADEVSRC) [offset = 1Ch] .....	718
19-25.	ADC Group1 Trigger Source Select Register (ADG1SRC) [offset = 20h] .....	719
19-26.	ADC Group2 Trigger Source Select Register (ADG2SRC) [offset = 24h] .....	720
19-27.	ADC Event Group Interrupt Enable Control Register (ADEVINTENA) [offset = 28h] .....	721
19-28.	ADC Group1 Interrupt Enable Control Register (ADG1INTENA) [offset = 2Ch] .....	722
19-29.	ADC Group2 Interrupt Enable Control Register (ADG2INTENA) [offset = 30h] .....	723
19-30.	ADC Event Group Interrupt Flag Register (ADEVINTFLG) [offset = 34h] .....	724
19-31.	ADC Group1 Interrupt Flag Register (ADG1INTFLG) [offset = 38h] .....	725
19-32.	ADC Group2 Interrupt Flag Register (ADG2INTFLG) [offset = 3Ch] .....	726
19-33.	ADC Event Group Threshold Interrupt Control Register (ADEVTHRINTCR) [offset = 40h] .....	727
19-34.	ADC Group1 Threshold Interrupt Control Register (ADG1THRINTCR) [offset = 44h] .....	727
19-35.	ADC Group2 Threshold Interrupt Control Register (ADG2THRINTCR) [offset = 48h] .....	728
19-36.	ADC Event Group DMA Control Register (ADEVDMACR) [offset = 4Ch] .....	729
19-37.	ADC Group1 DMA Control Register (ADG1DMACR) [offset = 50h] .....	730
19-38.	ADC Group2 DMA Control Register (ADG2DMACR) [offset = 54h] .....	731
19-39.	ADC Results Memory Configuration Register (ADBNDCR) [offset = 58h] .....	732
19-40.	ADC Results Memory Size Configuration Register (ADBNDEND) [offset = 5Ch] .....	733
19-41.	ADC Event Group Sampling Time Configuration Register (ADEVSAMP) [offset = 60h] .....	734
19-42.	ADC Group1 Sampling Time Configuration Register (ADG1SAMP) [offset = 64h] .....	734
19-43.	ADC Group2 Sampling Time Configuration Register (ADG2SAMP) [offset = 68h] .....	735
19-44.	ADC Event Group Status Register (ADEVSR) [offset = 6Ch] .....	736
19-45.	ADC Group1 Status Register (ADG1SR) [offset = 70h] .....	737
19-46.	ADC Group2 Status Register (ADG2SR) [offset = 74h] .....	738
19-47.	ADC Event Group Channel Select Register (ADEVSEL) [offset = 78h] .....	739
19-48.	ADC Group1 Channel Select Register (ADG1SEL) [offset = 7Ch] .....	740
19-49.	ADC Group2 Channel Select Register (ADG2SEL) [offset = 80h] .....	741
19-50.	ADC Calibration and Error Offset Correction Register (ADCALR) [offset = 84h] .....	742
19-51.	ADC State Machine Status Register (ADSMSTATE) [offset = 88h] .....	742

19-52. ADC Channel Last Conversion Value Register (ADLASTCONV) [offset = 8Ch] .....	743
19-53. 12-bit ADC Event Group Results' FIFO Register (ADEVBUFFER) [offset = 90h - AFh] .....	744
19-54. 10-bit ADC Event Group Results' FIFO Register (ADEVBUFFER) [offset = 90h - AFh] .....	744
19-55. 12-bit ADC Group1 Results FIFO Register (ADG1BUFFER) [offset = B0h - CFh].....	745
19-56. 10-bit ADC Group1 Results' FIFO Register (ADG1BUFFER) [offset = B0h - CFh] .....	745
19-57. 12-bit ADC Group2 Results FIFO Register (ADG2BUFFER) [offset = D0h - EFh].....	746
19-58. 10-bit ADC Group2 Results' FIFO Register (ADG2BUFFER) [offset = D0h - EFh] .....	746
19-59. ADC ADEVT Pin Direction Control Register (ADEVTDIR) [offset = FCh] .....	747
19-60. ADC ADEVT Pin Output Value Control Register (ADEVTOUT) [offset = 100h].....	748
19-61. ADC ADEVT Pin Input Value Register (ADEVTIN) [offset = 104h] .....	748
19-62. ADC ADEVT Pin Set Register (ADEVTSET) [offset = 108h].....	749
19-63. ADC ADEVT Pin Clear Register (ADEVTCLR) [offset = 10Ch].....	749
19-64. ADC ADEVT Pin Open Drain Enable Register (ADEVTPDR) [offset = 110h] .....	750
19-65. ADC ADEVT Pin Pull Control Disable Register (ADEVTPDIS) [offset = 114h].....	750
19-66. ADC ADEVT Pin Pull Control Select Register (ADEVTPSEL) [offset = 118h].....	751
19-67. ADC Event Group Sample Cap Discharge Control Register (ADEVSAMPDISEN) [offset = 11Ch] .....	751
19-68. ADC Group1 Sample Cap Discharge Control Register (ADG1SAMPDISEN) [offset = 120h] .....	752
19-69. ADC Group2 Sample Cap Discharge Control Register (ADG2SAMPDISEN) [offset = 124h] .....	753
19-70. ADC Magnitude Compare Interrupt Control Registers (ADMAGINTxCR) [offset = 128h - 138h] .....	754
19-71. ADC Magnitude Compare Mask Register (ADMAGINTxMASK) [offset = 12Ch - 13Ch] .....	755
19-72. ADC Magnitude Compare Interrupt Enable Set Register (ADMAGINTENASET) [offset = 158h] .....	755
19-73. ADC Magnitude Compare Interrupt Enable Clear Register (ADMAGINTENACLR) [offset = 15Ch] .....	756
19-74. ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG) [offset = 160h] .....	756
19-75. ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF) [offset = 164h] .....	757
19-76. ADC Event Group FIFO Reset Control Register (ADEVFIFORESETCR) [offset = 168h] .....	757
19-77. ADC Group1 FIFO Reset Control Register (ADG1FIFORESETCR) [offset = 16Ch] .....	758
19-78. ADC Group2 FIFO Reset Control Register (ADG2FIFORESETCR) [offset = 170h].....	758
19-79. ADC Event Group RAM Write Address Register (ADEVRAMWRADDR) [offset = 174h] .....	759
19-80. ADC Group1 RAM Write Address Register (ADG1RAMWRADDR) [offset = 178h] .....	759
19-81. ADC Group2 RAM Write Address Register (ADG2RAMWRADDR) [offset = 17Ch].....	760
19-82. ADC Parity Control Register (ADPARCR) [offset = 180h].....	760
19-83. ADC Parity Error Address Register (ADPARADDR) [offset = 184h] .....	761
19-84. ADC Power-Up Delay Control Register (ADPWRUPDLYCTRL) [offset = 188h] .....	761
20-1. N2HET Block Diagram .....	767
20-2. Specialized Timer Micromachine .....	768
20-3. Program Flow Timings .....	769
20-4. Use of the Overflow Interrupt Flag (HETEXC2) .....	770
20-5. Multi-Resolution Operation Flow Example .....	771
20-6. Debug Control Configuration .....	772
20-7. Prescaler Configuration .....	775
20-8. I/O Control .....	779
20-9. N2HET Loop Resolution Structure for Each Bit .....	780
20-10. Loop Resolution Instruction Execution Example .....	780
20-11. HR I/O Architecture .....	781
20-12. Example of HR Structure Sharing for N2HET Pins 0/1 .....	782
20-13. XOR-shared HR I/O .....	782
20-14. Symmetrical PWM with XOR-sharing Output .....	783
20-15. AND-shared HR I/O .....	784
20-16. HR0 to HR1 Digital Loopback Logic: LBTYPE[0] = '0' .....	785

20-17. HR0 to HR1 Analog Loop Back Logic: LBTYPE[0] = '1'	785
20-18. N2HET Input Edge Detection	786
20-19. ECMP Execution Timings	787
20-20. High/Low Resolution Modes for ECMP and PWCNT	788
20-21. PCNT Instruction Timing (With Capture Edge After HR Counter Overflow)	789
20-22. PCNT Instruction Timing (With Capture Edge Before HR Counter Overflow)	789
20-23. WCAP Instruction Timing	790
20-24. I/O Block Diagram Including Pull Control Logic	790
20-25. N2HET Pin Disable Feature Diagram	792
20-26. Suppression Filter Counter Operation	793
20-27. Interrupt Functionality on Instruction Level	794
20-28. Interrupt Flag/Priority Level Architecture	795
20-29. Request Line Assignment Example	796
20-30. Operation of N2HET Count Instructions	797
20-31. SCNT Count Operation	798
20-32. ACNT Period Variation Compensations	798
20-33. N2HET Timings Associated with the Gap Flag (ACNT Deceleration)	799
20-34. N2HET Timings Associated with the Gap Flag (ACNT Acceleration)	799
20-35. Global Configuration Register (HETGCR)	802
20-36. Prescale Factor Register (HETPFR)	803
20-37. N2HET Current Address (HETADDR)	804
20-38. Offset Index Priority Level 1 Register (HETOFF1)	804
20-39. Offset Index Priority Level 2 Register (HETOFF2)	805
20-40. Interrupt Enable Set Register (HETINTENAS)	806
20-41. Interrupt Enable Clear (HETINTENAC)	806
20-42. Exception Control Register (HETEXC1)	807
20-43. Exception Control Register 2 (HETEXC2)	808
20-44. Interrupt Priority Register (HETPRY)	809
20-45. Interrupt Flag Register (HETFLG)	809
20-46. AND Share Control Register (HETAND)	810
20-47. HR Share Control Register (HETHRSH)	811
20-48. XOR Share Control Register (HETXOR)	812
20-49. Request Enable Set Register (HETREQENS)	813
20-50. Request Enable Clear Register (HETREQENC)	813
20-51. Request Destination Select Register (HETREQDS) [offset = FFF7 B844h]	814
20-52. N2HET Direction Register (HETDIR)	815
20-53. N2HET Data Input Register (HETDIN)	816
20-54. N2HET Data Output Register (HETDOUT)	816
20-55. N2HET Data Set Register (HETDSET)	817
20-56. N2HET Data Clear Register (HETDCLR)	817
20-57. N2HET Open Drain Register (HETPDR)	818
20-58. N2HET Pull Disable Register (HETPULDIS)	818
20-59. N2HET Pull Select Register (HETPSL)	819
20-60. Parity Control Register (HETPCR)	820
20-61. Parity Address Register (HETPAR)	821
20-62. Parity Pin Register (HETPPR)	822
20-63. Suppression Filter Preload Register (HETSFPRLD)	823
20-64. Suppression Filter Enable Register (HETSFENA)	823
20-65. Loop Back Pair Select Register (HETLBPSEL)	824

20-66. Loop Back Pair Direction Register (HETLBDIR) .....	825
20-67. N2HET Pin Disable Register (HETPINDIS) .....	825
20-68. ACMP Program Field (P31:P0) .....	831
20-69. ACMP Control Field (C31:C0).....	831
20-70. ACMP Data Field (D31:D0).....	831
20-71. ACNT Program Field (P31:P0).....	833
20-72. ACNT Control Field (C31:C0) .....	833
20-73. ACNT Data Field (D31:D0) .....	833
20-74. ADCNST Program Field (P31:P0) .....	836
20-75. ADCNST Control Field (C31:C0) .....	836
20-76. ADCNST Data Field (D31:D0) .....	836
20-77. ADCNST Operation If Remote Data Field[31:7] Is Not Zero .....	837
20-78. ADCNST Operation if Remote Data Field [31:7] Is Zero .....	837
20-79. ADC, ADD, AND, OR, SBB, SUB, XOR Program Field (P31:P0).....	838
20-80. ADC, ADD, AND, OR, SBB, SUB, XOR Control Field (C31:C0) .....	838
20-81. ADC, ADD, AND, OR, SBB, SUB, XOR Data Field (D31:D0) .....	838
20-82. ADM32 Program Field (P31:P0) .....	844
20-83. ADM32 Control Field (C31:C0).....	844
20-84. ADM32 Data Field (D31:D0).....	844
20-85. ADM32 Add and Move Operation for IM&REGTOREG (Case 00) .....	846
20-86. ADM32 Add and Move Operation for REM&REGTOREG (Case 01) .....	846
20-87. APCNT Program Field (P31:P0) .....	847
20-88. APCNT Control Field (C31:C0) .....	847
20-89. APCNT Data Field (D31:D0) .....	847
20-90. BR Program Field (P31:P0) .....	850
20-91. BR Control Field (C31:C0) .....	850
20-92. BR Data Field (D31:D0).....	850
20-93. CNT Program Field (P31:P0).....	852
20-94. CNT Control Field (C31:C0) .....	852
20-95. CNT Data Field (D31:D0) .....	852
20-96. DADM64 Program Field (P31:P0) .....	855
20-97. DADM64 Control Field (C31:C0).....	855
20-98. DADM64 Data Field (D31:D0).....	856
20-99. DADM64 Add and Move Operation .....	856
20-100. DJZ Program Field (P31:P0) .....	857
20-101. DJZ Control Field (C31:C0) .....	857
20-102. DJZ Data Field (D31:D0) .....	857
20-103. ECMP Program Field (P31:P0) .....	859
20-104. ECMP Control Field (C31:C0) .....	859
20-105. ECMP Data Field (D31:D0) .....	859
20-106. ECNT Program Field (P31:P0) .....	862
20-107. ECNT Control Field (C31:C0) .....	862
20-108. ECNT Data Field (D31:D0) .....	862
20-109. MCMP Program Field (P31:P0).....	864
20-110. MCMP Control Field (C31:C0) .....	864
20-111. MCMP Data Field (D31:D0) .....	864
20-112. MOV32 Program Field (P31:P0) .....	867
20-113. MOV32 Control Field (C31:C0) .....	867
20-114. MOV32 Data Field (D31:D0) .....	867

---

20-115. MOV32 Move Operation for IMTOREG (Case 00) .....	868
20-116. MOV32 Move Operation for IMTOREG&REM (Case 01) .....	869
20-117. MOV32 Move Operation for REGTOREM (Case 10) .....	869
20-118. MOV32 Move Operation for REMTOREG (Case 11) .....	869
20-119. MOV64 Program Field (P31:P0).....	871
20-120. MOV64 Control Field (C31:C0).....	871
20-121. MOV64 Data Field (D31:D0) .....	872
20-122. MOV64 Move Operation .....	872
20-123. PCNT Program Field (P31:P0) .....	874
20-124. PCNT Control Field (C31:C0).....	874
20-125. PCNT Data Field (D31:D0) .....	874
20-126. PWCNT Program Field (P31:P0) .....	877
20-127. PWCNT Control Field (C31:C0) .....	877
20-128. PWCNT Data Field (D31:D0) .....	877
20-129. RADM64 Program Field (P31:P0).....	880
20-130. RADM64 Control Field (C31:C0) .....	880
20-131. RADM64 Data Field (D31:D0) .....	881
20-132. RADM64 Add and Move Operation .....	881
20-133. RCNT Program Field (P31:P0) .....	883
20-134. RCNT Control Field (C31:C0).....	883
20-135. RCNT Data Field (D31:D0).....	883
20-136. SCMP Program Field (P31:P0) .....	885
20-137. SCMP Control Field (C31:C0) .....	885
20-138. SCMP Data Field (D31:D0) .....	885
20-139. SCNT Program Field (P31:P0) .....	887
20-140. SCNT Control Field (C31:C0).....	887
20-141. SCNT Data Field (D31:D0) .....	887
20-142. SHFT Program Field (P31:P0).....	889
20-143. SHFT Control Field (C31:C0) .....	889
20-144. SHFT Data Field (D31:D0) .....	889
20-145. WCAP Program Field (P31:P0).....	892
20-146. WCAP Control Field (C31:C0) .....	892
20-147. WCAP Data Field (D31:D0) .....	892
20-148. WCAPE Program Field (P31:P0) .....	894
20-149. WCAPE Control Field (C31:C0) .....	894
20-150. WCAPE Data Field (D31:D0) .....	894
21-1. System Block Diagram .....	898
21-2. HTU Block Diagram.....	899
21-3. Example of a HTU Transfer .....	899
21-4. Single Buffer Timing and Memory Representation .....	901
21-5. Timing Example for Circular Buffer Mode .....	902
21-6. Dual Buffer Timing .....	903
21-7. Timing Example for Auto Switch Buffer Mode .....	904
21-8. Timing for Disabling Control Packets.....	905
21-9. Timing Example Including Lost Requests .....	906
21-10. Timing which Generates No Request Lost Error .....	907
21-11. Timing which Generates a Request Lost Error .....	907
21-12. Timing Example for Two WCAP Instructions.....	908
21-13. Timing of the WCAP, ECNT, PCNT Example.....	911

21-14. Global Control Register (HTU GC) [offset = 00] .....	915
21-15. Control Packet Enable Register (HTU CPENA) [offset = 04h] .....	916
21-16. Control Packet (CP) Busy Register 0 (HTU BUSY0) [offset = 08h] .....	917
21-17. Control Packet (CP) Busy Register 1 (HTU BUSY1) [offset = 0Ch] .....	918
21-18. Control Packet (CP) Busy Register 2 (HTU BUSY2) [offset = 10h] .....	918
21-19. Control Packet (CP) Busy Register 3 (HTU BUSY3) [offset = 14h] .....	919
21-20. Active Control Packet and Error Register (HTU ACPE) [offset = 18h] .....	919
21-21. Request Lost and Bus Error Control Register (HTU RLBECTRL) [offset = 20h] .....	921
21-22. Buffer Full Interrupt Enable Set Register (HTU BFINTS) [offset = 24h] .....	922
21-23. Buffer Full Interrupt Enable Clear Register (HTU BFINTC) [offset = 28h] .....	922
21-24. Interrupt Mapping Register (HTU INTMAP) [offset = 2Ch] .....	923
21-25. Interrupt Offset Register 0 (HTU INTOFF0) [offset = 34h] .....	924
21-26. Interrupt Offset Register 1 (HTU INTOFF1) [offset = 38h] .....	925
21-27. Buffer Initialization Mode Register (HTU BIM) [offset = 3Ch] .....	926
21-28. Request Lost Flag Register (HTU RLOSTFL) [offset = 40h] .....	928
21-29. Buffer Full Interrupt Flag Register (HTU BFINTFL) [offset = 44h] .....	928
21-30. BER Interrupt Flag Register (HTU BERINTFL) [offset = 48h] .....	929
21-31. Memory Protection 1 Start Address Register (HTU MP1S) [offset = 4Ch] .....	930
21-32. Memory Protection 1 End Address Register (HTU MP1E) [offset = 50h] .....	930
21-33. Debug Control Register (HTU DCTRL) [offset = 54h] .....	931
21-34. Watch Point Register (HTU WPR) [offset = 58h] .....	932
21-35. Watch Mask Register (HTU WMR) [offset = 5Ch] .....	932
21-36. Module Identification Register (HTU ID) [offset = 60h] .....	933
21-37. Parity Control Register (HTU PCR) [offset = 64h] .....	934
21-38. Parity Address Register (HTU PAR) [offset = 68h] .....	935
21-39. Memory Protection Control and Status Register (HTU MPCS) [offset = 70h] .....	936
21-40. Memory Protection Start Address Register 0 (HTU MP0S) [offset = 74h] .....	938
21-41. Memory Protection End Address Register (HTU MP0E) [offset = 78h] .....	938
21-42. Initial Full Address A Register (HTU IFADDRA) .....	940
21-43. Initial Full Address B Register (HTU IFADDRB) .....	940
21-44. Initial NHET Address and Control Register (HTU IHADDRCT) .....	941
21-45. Initial Transfer Count Register (HTU ITCOUNT) .....	942
21-46. Current Full Address A Register (HTU CFADDRA) .....	943
21-47. Current Full Address B Register (HTU CFADDRB) .....	944
21-48. Current Frame Count Register (HTU CFCOUNT) .....	945
22-1. GIO Block Diagram .....	949
22-2. I/O Function Quick Start Flow Chart .....	950
22-3. Interrupt Generation Function Quick Start Flow Chart .....	951
22-4. GIO Block Diagram .....	953
22-5. GIO Global Control Register (GIOGCR0) [address = FFF7 BC00h] .....	956
22-6. GIO Interrupt Detect Register (GIOINTDET) [address = FFF7 BC08h] .....	957
22-7. GIO Interrupt Polarity Register (GIOPOL) [address = FFF7 BC0Ch] .....	958
22-8. GIO Interrupt Enable Set Register (GIOENASET) [address = FFF7 BC10h] .....	959
22-9. GIO Interrupt Enable Clear Register (GIOENACLR) [address = FFF7 BC14h] .....	960
22-10. GIO Interrupt Priority Register (GIOVLSET) [address = FFF7 BC18h] .....	961
22-11. GIO Interrupt Priority Register (GIOVLCLR) [address = FFF7 BC1Ch] .....	962
22-12. GIO Interrupt Flag Register (GIOFLG) [address = FFF7 BC20h] .....	963
22-13. GIO Offset 1 Register (GIOOFF1) [address = FFF7 BC24h] .....	964
22-14. GIO Offset 2 Register (GIOOFF2) [address = FFF7 BC28h] .....	965

22-15. GIO Emulation 1 Register (GIOEMU1) [address = FFF7 BC2Ch] .....	966
22-16. GIO Emulation 2 Register (GIOEMU2) [address = FFF7 BC30h] .....	967
22-17. GIO Data Direction Registers [A-H][7:0] (GIODIR[A-H]) [address = FFF7BC34h, FFF7BC54h, FFF7BC74h, FFF7BC94h, FFF7BCB4h, FFF7BCD4h, FFF7BCF4h, FFF7BD14h] .....	968
22-18. GIO Data Input Registers [A-H][7:0] (GIODIN[A-H]) [address = FFF7BC38h, FFF7BC58h, FFF7BC78h, FFF7BC98h, FFF7BCB8h, FFF7BCD8h, FFF7BCF8h, FFF7BD18h] .....	968
22-19. GIO Data Output Registers [A-H][7:0] (GIODOUT[A-H][7:0]) [address = FFF7BC3Ch, FFF7BC5Ch, FFF7BC7Ch, FFF7BC9Ch, FFF7BCBCh, FFF7BCDCCh, FFF7BCFCCh, FFF7BD1Ch] .....	969
22-20. GIO Data Set Registers [A-H][7:0] (GIODSET[A-H][7:0]) [address = FFF7BC40h, FFF7BC60h, FFF7BC80h, FFF7BCA0h, FFF7BCC0h, FFF7BCE0h, FFF7BD00h, FFF7BD20h] .....	969
22-21. GIO Data Clear Registers [A-H][7:0] (GIODCLR[A-H][7:0]) [address = FFF7BC44h, FFF7BC64h, FFF7BC84h, FFF7BCA4h, FFF7BCC4h, FFF7BCE4h, FFF7BD04h, FFF7BD24h] .....	970
22-22. GIO Open Drain Registers [A-H][7:0] (GIOPDR[A-H][7:0]) [address = FFF7BC48h, FFF7BC68h, FFF7BC88h, FFF7BCA8h, FFF7BCC8h, FFF7BCE8h, FFF7BD08h, FFF7BD28h] .....	970
22-23. GIO Pull Disable Registers [A-H][7:0] (GIOPULDIS[A-H][7:0]) [address = FFF7BC4Ch, FFF7BC6Ch, FFF7BC8Ch, FFF7BCACCh, FFF7BCCCh, FFF7BCECh, FFF7BD0Ch, FFF7BD2Ch] .....	971
22-24. GIO Pull Select Registers [A-H][7:0] (GIOPSL[A-H][7:0]) [address = FFF7BC50h, FFF7BC70h, FFF7BC90h, FFF7BCB0h, FFF7BCD0h, FFF7BCF0h, FFF7BD10h, FFF7BD30h] .....	971
23-1. Block Diagram .....	975
23-2. FlexRay Module Blocks .....	978
23-3. Transfer Unit .....	979
23-4. FlexRay Transfer Unit Operation Principle .....	980
23-5. FlexRay Transfer Unit Operation Principle for Transfer FSM (simplified) .....	981
23-6. FlexRay Transfer Unit Operation Principle for Event FSM (simplified) .....	982
23-7. Example: FTU Read Transfer of 6 Words .....	984
23-8. Example: FTU Write Transfer of 6 Words .....	984
23-9. Mirroring Address Mapping .....	985
23-10. Mirroring Address Mapping .....	986
23-11. Transfer Start Address to Message Buffer Number Assignment .....	986
23-12. Structure of Communication Cycle .....	989
23-13. Configuration of NIT Start and Offset Correction Start .....	990
23-14. Overall State Diagram of Communication Controller .....	994
23-15. Structure of POC State WAKEUP .....	998
23-16. Timing of Wake Up Pattern .....	1000
23-17. State Diagram Time-Triggered Startup .....	1002
23-18. FIFO Status: Empty, Not Empty, and Overrun .....	1012
23-19. Host Access to Message RAM .....	1015
23-20. Double Buffer Structure Input Buffer .....	1016
23-21. Swapping of IBCM and IBCR Bits .....	1016
23-22. Double Buffer Structure Output Buffer .....	1017
23-23. Swapping of OBCM and OBCR Bits .....	1018
23-24. Access to Transient Buffer RAMs .....	1020
23-25. Configuration Example of Message Buffers in the Message RAM .....	1021
23-26. Header Section of Message Buffer in Message RAM .....	1022
23-27. Example Structure of Data Partition in Message RAM .....	1024
23-28. Parity Structure .....	1025
23-29. Parity Generation and Check .....	1026
23-30. Transfer Unit Interrupt Structure .....	1029
23-31. Interrupt Structure .....	1031
23-32. Global Static Number 0 (GSN0) [offset_TU = 00h] .....	1035
23-33. Global Static Number 1 (GSN1) [offset_TU = 04h] .....	1035

23-34. Global Control Set (GCS) [offset_TU = 10h] .....	1036
23-35. Global Control Reset (GCR) [offset_TU = 14h] .....	1036
23-36. Transfer Status Current Buffer (TSCB) [offset_TU = 18h] .....	1039
23-37. Last Transferred Buffer to Communication Controller (LTBCC) [offset_TU = 1Ch] .....	1040
23-38. Last Transferred Buffer to System Memory (LTBSM) [offset_TU = 20h] .....	1040
23-39. Transfer Base Address (TBA) [offset_TU = 24h] .....	1041
23-40. Next Transfer Base Address (NTBA) [offset_TU = 28h] .....	1041
23-41. Base Address of Mirrored Status (BAMS) [offset_TU = 2Ch] .....	1042
23-42. Start Address of Memory Protection (SAMP) [offset_TU = 30h] .....	1042
23-43. End Address of Memory Protection (EAMP) [offset_TU = 34h] .....	1043
23-44. Transfer to System Memory Occurred 1 (TSMO1) [offset_TU = 40h] .....	1044
23-45. Transfer to System Memory Occurred 2 (TSMO2) [offset_TU = 44h] .....	1044
23-46. Transfer to System Memory Occurred 3 (TSMO3) [offset_TU = 48h] .....	1045
23-47. Transfer to System Memory Occurred 4 (TSMO4) [offset_TU = 4Ch] .....	1045
23-48. Transfer to Communication Controller Occurred 1 (TCCO1) [offset_TU = 50h] .....	1046
23-49. Transfer to Communication Controller Occurred 2 (TCCO2) [offset_TU = 54h] .....	1046
23-50. Transfer to Communication Controller Occurred 3 (TCCO3) [offset_TU = 58h] .....	1047
23-51. Transfer to Communication Controller Occurred 4 (TCCO4) [offset_TU = 5Ch] .....	1047
23-52. Transfer Occurred Offset (TOOFF) [offset_TU = 60h] .....	1048
23-53. Parity Error Address (PEADR) [offset_TU = 70h] .....	1049
23-54. Transfer Error Interrupt Flag (TEIF) [offset_TU = 74h] .....	1050
23-55. Transfer Error Interrupt Enable Set (TEIRES) [offset_TU = 78h] .....	1051
23-56. Transfer Error Interrupt Enable Reset (TEIRER) [offset_TU = 7Ch] .....	1052
23-57. Trigger Transfer to System Memory Set 1 (TTSMS1) [offset_TU = 80h] .....	1053
23-58. Trigger Transfer to System Memory Reset 1 (TTSMR1) [offset_TU = 84h] .....	1053
23-59. Trigger Transfer to System Memory Set 2 (TTSMS2) [offset_TU = 88h] .....	1054
23-60. Trigger Transfer to System Memory Reset 2 (TTSMR2) [offset_TU = 8Ch] .....	1054
23-61. Trigger Transfer to System Memory Set 3 (TTSMS3) [offset_TU = 90h] .....	1054
23-62. Trigger Transfer to System Memory Reset 3 (TTSMR3) [offset_TU = 94h] .....	1055
23-63. Trigger Transfer to System Memory Set 4 (TTSMS4) [offset_TU = 98h] .....	1055
23-64. Trigger Transfer to System Memory Reset 4 (TTSMR4) [offset_TU = 9Ch] .....	1055
23-65. Trigger Transfer to Communication Controller Set 1 (TTCCS1) [offset_TU = A0h] .....	1056
23-66. Trigger Transfer to Communication Controller Reset 1 (TTCCR1) [offset_TU = A4h] .....	1056
23-67. Trigger Transfer to Communication Controller Set 2 (TTCCS2) [offset_TU = A8h] .....	1057
23-68. Trigger Transfer to Communication Controller Reset 2 (TTCCR2) [offset_TU = ACh] .....	1057
23-69. Trigger Transfer to Communication Controller Set 3 (TTCCS3) [offset_TU = B0h] .....	1057
23-70. Trigger Transfer to Communication Controller Reset 3 (TTCCR3) [offset_TU = B4h] .....	1058
23-71. Trigger Transfer to Communication Controller Set 4 (TTCCS4) [offset_TU = B8h] .....	1058
23-72. Trigger Transfer to Communication Controller Reset 4 (TTCCR4) [offset_TU = BCh] .....	1058
23-73. Enable Transfer on Event to System Memory Set 1 (ETESMS1) [offset_TU = C0h] .....	1059
23-74. Enable Transfer on Event to System Memory Reset 1 (ETESMR1) [offset_TU = C4h] .....	1059
23-75. Enable Transfer on Event to System Memory Set 2 (ETESMS2) [offset_TU = C8h] .....	1060
23-76. Enable Transfer on Event to System Memory Reset 2 (ETESMR2) [offset_TU = CCh] .....	1060
23-77. Enable Transfer on Event to System Memory Set 3 (ETESMS3) [offset_TU = D0h] .....	1060
23-78. Enable Transfer on Event to System Memory Reset 3 (ETESMR3) [offset_TU = D4h] .....	1061
23-79. Enable Transfer on Event to System Memory Set 4 (ETESMS4) [offset_TU = D8h] .....	1061
23-80. Enable Transfer on Event to System Memory Reset 4 (ETESMR4) [offset_TU = DCh] .....	1061
23-81. Clear on Event to System Memory Set 1 (CESMS1) [offset_TU = E0h] .....	1062
23-82. Clear on Event to System Memory Reset 1 (CESMR1) [offset_TU = E4h] .....	1062

23-83. Clear on Event to System Memory Set 2 (CESMS2) [offset_TU = E8h] .....	1063
23-84. Clear on Event to System Memory Reset 2 (CESMR2) [offset_TU = ECh] .....	1063
23-85. Clear on Event to System Memory Set 3 (CESMS3) [offset_TU = F0h] .....	1063
23-86. Clear on Event to System Memory Reset 3 (CESMR3) [offset_TU = F4h] .....	1064
23-87. Clear on Event to System Memory Set 4 (CESMS4) [offset_TU = F8h] .....	1064
23-88. Clear on Event to System Memory Reset 4 (CESMR4) [offset_TU = FCh] .....	1064
23-89. Transfer to System Memory Interrupt Enable Set 1 (TSMIES1) [offset_TU = 100h] .....	1065
23-90. Transfer to System Memory Interrupt Enable Reset 1 (TSMIER1) [offset_TU = 104h] .....	1065
23-91. Transfer to System Memory Interrupt Enable Set 2 (TSMIES2) [offset_TU = 108h] .....	1066
23-92. Transfer to System Memory Interrupt Enable Reset 2 (TSMIER2) [offset_TU = 10Ch] .....	1066
23-93. Transfer to System Memory Interrupt Enable Set 3 (TSMIES3) [offset_TU = 110h] .....	1066
23-94. Transfer to System Memory Interrupt Enable Reset 3 (TSMIER3) [offset_TU = 114h] .....	1067
23-95. Transfer to System Memory Interrupt Enable Set 4 (TSMIES4) [offset_TU = 118h] .....	1067
23-96. Transfer to System Memory Interrupt Enable Reset 4 (TSMIER4) [offset_TU = 11Ch] .....	1067
23-97. Transfer to Communication Controller Interrupt Enable Set 1 (TCCIES1) [offset_TU = 120h] .....	1068
23-98. Transfer to Communication Controller Interrupt Enable Reset 1 (TCCIER1) [offset_TU = 124h] .....	1068
23-99. Transfer to Communication Controller Interrupt Enable Set 2 (TCCIES2) [offset_TU = 128h] .....	1069
23-100. Transfer to Communication Controller Interrupt Enable Reset 2 (TCCIER2) [offset_TU = 12Ch] .....	1069
23-101. Transfer to Communication Controller Interrupt Enable Set 3 (TCCIES3) [offset_TU = 130h] .....	1070
23-102. Transfer to Communication Controller Interrupt Enable Reset 3 (TCCIER3) [offset_TU = 134h] .....	1070
23-103. Transfer to Communication Controller Interrupt Enable Set 4 (TCCIES4) [offset_TU = 138h] .....	1071
23-104. Transfer to Communication Controller Interrupt Enable Reset 4 (TCCIER4) [offset_TU = 13Ch] .....	1071
23-105. Transfer Configuration RAM (TCR) [offset_TU_RAM = 0000h - 01FFh] .....	1072
23-106. Parity Information in TCR Parity Test Mode [offset_TU_RAM = 0200h - 03FFh] .....	1073
23-107. Message Buffer Assignment .....	1074
23-108. Test Register 1 (TEST1) [offset_CC = 10h] .....	1078
23-109. Test Register 2 (TEST2) [offset_CC = 14h] .....	1082
23-110. Test Mode Access to Communication Controller RAM Blocks .....	1083
23-111. Lock Register (LCK) [offset_CC = 1Ch].....	1084
23-112. Error Interrupt Register (EIR) [offset_CC = 20h].....	1085
23-113. Status Interrupt Register (SIR) [offset_CC = 24h] .....	1087
23-114. Error Interrupt Line Select Register (EILS) [offset_CC = 28h] .....	1090
23-115. Status Interrupt Line Select Register (SILS) [offset_CC = 2Ch] .....	1092
23-116. Error Interrupt Enable Set/Reset Register (EIES, EIER) [offset_CC = 30h-34h] .....	1094
23-117. Status Interrupt Enable Set/Reset Register (SIES, SIER) [offset_CC = 38h-3Ch].....	1096
23-118. Interrupt Line Enable Register (ILE) [offset_CC = 40h] .....	1098
23-119. Timer 0 Configuration Register (T0C) [offset_CC = 44h] .....	1099
23-120. Timer 1 Configuration Register (T1C) [offset_CC = 48h] .....	1100
23-121. Stop Watch Register 1 (STPW1) [offset_CC = 4Ch] .....	1101
23-122. Stop Watch Register 2 (STPW2) [offset_CC = 50h].....	1102
23-123. SUC Configuration Register 1 (SUCC1) [offset_CC = 80h] .....	1103
23-124. SUC Configuration Register 2 (SUCC2) [offset_CC = 84h] .....	1107
23-125. SUC Configuration Register 3 (SUCC3) [offset_CC = 88h] .....	1108
23-126. NEM Configuration Register (NEMC) [offset_CC = 8Ch] .....	1108
23-127. PRT Configuration Register 1 (PRTC1) [offset_CC = 90h].....	1109
23-128. PRT Configuration Register 2 (PRTC2) [offset_CC = 94h].....	1110
23-129. MHD Configuration Register (MHDC) [offset_CC = 98h] .....	1111
23-130. GTU Configuration Register 1 (GTUC1) [offset_CC = A0h].....	1111
23-131. GTU Configuration Register 2 (GTUC2) [offset_CC = A4h] .....	1112

23-132. GTU Configuration Register 3 (GTUC3) [offset_CC = A8h] .....	1113
23-133. GTU Configuration Register 4 (GTUC4) [offset_CC = ACh] .....	1114
23-134. GTU Configuration Register 5 (GTUC5) [offset_CC = B0h] .....	1114
23-135. GTU Configuration Register 6 (GTUC6) [offset_CC = B4h] .....	1115
23-136. GTU Configuration Register 7 (GTUC7) [offset_CC = B8h] .....	1115
23-137. GTU Configuration Register 8 (GTUC8) [offset_CC = BCh] .....	1116
23-138. GTU Configuration Register 9 (GTUC9) [offset_CC = C0h] .....	1116
23-139. GTU Configuration Register 10 (GTUC10) [offset_CC = C4h] .....	1117
23-140. GTU Configuration Register 11 (GTUC11) [offset_CC = C8h] .....	1118
23-141. Communication Controller Status Vector Register (CCSV) [offset_CC = 100h] .....	1119
23-142. Communication Controller Error Vector Register (CCEV) [offset_CC = 104h] .....	1121
23-143. Slot Counter Vector Register (SCV) [offset_CC = 110h] .....	1122
23-144. Macrotick and Cycle Counter Register (MTCCV) [offset_CC = 114h] .....	1122
23-145. Rate Correction Value Register (RCV) [offset_CC = 118h] .....	1123
23-146. Offset Correction Value Register (OCV) [offset_CC = 11Ch] .....	1123
23-147. Sync Frame Status Register (SFS) [offset_CC = 120h] .....	1124
23-148. Symbol Window and NIT Status Register (SWNIT) [offset_CC = 124h] .....	1125
23-149. Aggregated Channel Status Register (ACS) [offset_CC = 128h] .....	1126
23-150. Even Sync ID Register [1 . . 15] (ESIDn) [offset_CC = 130h-168h] .....	1128
23-151. Odd Sync ID Register [1 . . 15] (OSIDn) [offset_CC = 170h-1A8h] .....	1129
23-152. Network Management Register [1 . . 3] (NMVn) [offset_CC = 1B0h-1B8h] .....	1130
23-153. Message RAM Configuration Register (MRC) [offset_CC = 300h] .....	1131
23-154. FIFO Rejection Filter Register (FRF) [offset_CC = 304h] .....	1133
23-155. FIFO Rejection Filter Mask Register (FRFM) [offset_CC = 308h] .....	1134
23-156. FIFO Critical Level Register (FCL) [offset_CC = 30Ch] .....	1134
23-157. Message Handler Status (MHDS) [offset_CC = 310h] .....	1135
23-158. Last Dynamic Transmit Slot (LDTS) [offset_CC = 314h] .....	1136
23-159. FIFO Status Register (FSR) [offset_CC = 318h] .....	1137
23-160. Message Handler Constraints Flags (MHDF) [offset_CC = 31Ch] .....	1138
23-161. Transmission Request Register 4 (TXRQ4) [offset_CC = 32Ch] .....	1139
23-162. Transmission Request Register 3 (TXRQ3) [offset_CC = 328h] .....	1139
23-163. Transmission Request Register 2 (TXRQ2) [offset_CC = 324h] .....	1139
23-164. Transmission Request Register 1 (TXRQ1) [offset_CC = 320h] .....	1140
23-165. New Data Register 4 (NDAT4) [offset_CC = 33Ch] .....	1140
23-166. New Data Register 3 (NDAT3) [offset_CC = 338h] .....	1140
23-167. New Data Register 2 (NDAT2) [offset_CC = 334h] .....	1140
23-168. New Data Register 1 (NDAT1) [offset_CC = 330h] .....	1141
23-169. Message Buffer Status Changed Register 4 (MBSC4) [offset_CC = 34Ch] .....	1141
23-170. Message Buffer Status Changed Register 3 (MBSC3) [offset_CC = 348h] .....	1141
23-171. Message Buffer Status Changed Register 2 (MBSC2) [offset_CC = 344h] .....	1141
23-172. Message Buffer Status Changed Register 1 (MBSC1) [offset_CC = 340h] .....	1142
23-173. Core Release Register (CREL) [offset_CC = 3F0h] .....	1143
23-174. Endian Register (ENDN) [offset_CC = 3F4h] .....	1143
23-175. Write Data Section [1 . . 64] Register (WRDSn) [offset_CC = 400h-4FCh] .....	1144
23-176. Write Header Section Register 1 (WRHS1) [offset_CC = 500h] .....	1145
23-177. Write Header Section Register 2 (WRHS2) [offset_CC = 504h] .....	1146
23-178. Write Header Section Register 3 (WRHS3) [offset_CC = 508h] .....	1147
23-179. Input Buffer Command Mask Register (IBCM) [offset_CC = 510h] .....	1148
23-180. Input Buffer Command Request Register (IBCR) [offset_CC = 514h] .....	1149

23-181. Read Data Section Register (RDDSn) [offset_CC = 600h-6FCh] .....	1150
23-182. Read Header Section Register 1 (RDHS1) [offset_CC = 700h] .....	1151
23-183. Read Header Section Register 2 (RDHS2) [offset_CC = 704h] .....	1152
23-184. Read Header Section Register 3 (RDHS3) [offset_CC = 708h] .....	1153
23-185. Message Buffer Status Register (MBS) [offset_CC = 70Ch] .....	1154
23-186. Output Buffer Command Mask Register (OBCM) [offset_CC = 700h] .....	1157
23-187. Output Buffer Command Mask Register (OBCR) [offset_CC = 714h] .....	1158
24-1. Block Diagram .....	1165
24-2. Bit Timing .....	1167
24-3. CAN Bit-timing Configuration .....	1172
24-4. Structure of a Message Object .....	1174
24-5. Message RAM Representation in Debug/Suspend Mode .....	1177
24-6. Message RAM Representation in RAM Direct Access Mode .....	1177
24-7. Data Transfer Between IF1 / IF2 Registers and Message RAM .....	1179
24-8. Initialization of a Transmit Object .....	1181
24-9. Initialization of a Single Receive Object for Data Frames .....	1181
24-10. Initialization of a Single Receive Object for Remote Frames .....	1182
24-11. CPU Handling of a FIFO Buffer (Interrupt Driven) .....	1187
24-12. CAN Interrupt Topology 1 .....	1190
24-13. CAN Interrupt Topology 2 .....	1191
24-14. Local Power Down Mode Flow Diagram .....	1193
24-15. CAN Core in Silent Mode .....	1194
24-16. CAN Core in Loop Back Mode .....	1195
24-17. CAN Core in External Loop Back Mode .....	1196
24-18. CAN Core in Loop Back Combined with Silent Mode .....	1197
24-19. CAN Control Register (DCAN CTL) [offset = 00].....	1201
24-20. Error and Status Register (DCAN ES) [offset = 04h] .....	1203
24-21. Error Counter Register (DCAN ERRC) [offset = 08h] .....	1205
24-22. Bit Timing Register (DCAN BTR) [offset = 0Ch].....	1206
24-23. Interrupt Register (DCAN INT) [offset = 10h] .....	1207
24-24. Test Register (DCAN TEST) [offset = 14h] .....	1208
24-25. Parity Error Code Register (DCAN PERR) [offset = 1Ch].....	1209
24-26. Auto-Bus-On Time Register (DCAN ABOTR) [offset = 80h].....	1210
24-27. Transmission Request X Register (DCAN TXRQ X) [offset = 84h] .....	1210
24-28. Transmission Request 12 Register [offset = 88h] .....	1211
24-29. Transmission Request 34 Register [offset = 8Ch] .....	1211
24-30. Transmission Request 56 Register [offset = 90h].....	1211
24-31. Transmission Request 78 Register [offset = 94h] .....	1211
24-32. New Data X Register (DCAN NWDAT X) [offset = 98h] .....	1212
24-33. New Data 12 Register [offset = 9Ch] .....	1213
24-34. New Data 34 Register [offset = A0h] .....	1213
24-35. New Data 56 Register [offset = A4h] .....	1213
24-36. New Data 78 Register [offset = A8h] .....	1213
24-37. Interrupt Pending X Register (DCAN INTPND X) [offset = ACh].....	1214
24-38. Interrupt Pending 12 Register [offset = B0h].....	1215
24-39. Interrupt Pending 34 Register [offset = B4h].....	1215
24-40. Interrupt Pending 56 Register [offset = B8h].....	1215
24-41. Interrupt Pending 78 Register [offset = BCCh] .....	1215
24-42. Message Valid X Register (DCAN MSGVAL X) [offset = C0h].....	1216

24-43. Message Valid 12 Register [offset = C4h] .....	1217
24-44. Message Valid 34 Register [offset = C8h] .....	1217
24-45. Message Valid 56 Register [offset = CCh] .....	1217
24-46. Message Valid 78 Register [offset = D0h] .....	1217
24-47. Interrupt Multiplexer 12 Register [offset = D8h] .....	1218
24-48. Interrupt Multiplexer 34 Register [offset = DCh] .....	1218
24-49. Interrupt Multiplexer 56 Register [offset = E0h] .....	1218
24-50. Interrupt Multiplexer 78 Register [offset = E4h] .....	1218
24-51. IF1 Command Registers (DCAN IF1CMD) [offset = 100h] .....	1219
24-52. IF1 Command Registers (CAN IF2CMD) [offset = 120h] .....	1219
24-53. IF1 Mask Register (DCAN IF1MSK) [offset = 104h] .....	1222
24-54. IF2 Mask Register (DCAN IF2MSK) [offset = 124h] .....	1222
24-55. IF1 Arbitration Register (DCAN IF1ARB) [offset = 108h] .....	1223
24-56. IF2 Arbitration Register (DCAN IF2ARB) [offset = 128h] .....	1223
24-57. IF1 Message Control Register (DCAN IF1MCTL) [offset = 10Ch] .....	1224
24-58. IF2 Message Control Register (DCAN IF2MCTL) [offset = 12Ch] .....	1224
24-59. IF1 Data A Register (DCAN IF1DATA) [offset = 110h] .....	1226
24-60. IF1 Data B Register (DCAN IF1DATB) [offset = 114h] .....	1226
24-61. IF2 Data A Register (DCAN IF2DATA) [offset = 130h] .....	1226
24-62. IF2 Data B Register (DCAN IF2DATB) [offset = 134h] .....	1226
24-63. IF3 Observation Register (DCAN IF3OBS) [offset = 140h] .....	1227
24-64. IF3 Mask Register (DCAN IF3MSK) [offset = 144h] .....	1229
24-65. IF3 Arbitration Register (DCAN IF3ARB) [offset = 148h] .....	1230
24-66. IF3 Message Control Register (DCAN IF3MCTL) [offset = 14Ch] .....	1231
24-67. IF3 Data A Register (DCAN IF3DATA) [offset = 150h] .....	1232
24-68. IF3 Data B Register (DCAN IF3DATB) [offset = 154h] .....	1232
24-69. IF3 Update Enable 12 Register [offset = 160h] .....	1233
24-70. IF3 Update Enable 34 Register [offset = 164h] .....	1233
24-71. IF3 Update Enable 56 Register [offset = 168h] .....	1233
24-72. IF3 Update Enable 78 Register [offset = 16Ch] .....	1233
24-73. CAN TX IO Control Register (DCAN TIOC) [offset = 1E0h] .....	1234
24-74. CAN RX IO Control Register (DCAN RIOP) [offset = 1E4h] .....	1235
25-1. SPI Functional Logic Diagram .....	1240
25-2. SPI Three-Pin Operation .....	1242
25-3. Operation with <b>SPIEN</b> .....	1243
25-4. Operation with <b>SPIENA</b> .....	1244
25-5. SPI Five-Pin Option with <b>SPIEN</b> and <b>SPIEN</b> .....	1245
25-6. Format for Transmitting an 8-Bit Word .....	1246
25-7. Format for Receiving an 8-Bit Word .....	1246
25-8. Clock Mode with Polarity = 0 and Phase = 0 .....	1247
25-9. Clock Mode with Polarity = 0 and Phase = 1 .....	1247
25-10. Clock Mode with Polarity = 1 and Phase = 0 .....	1248
25-11. Clock Mode with Polarity = 1 and Phase = 1 .....	1248
25-12. Five Bits per Character (5-Pin Option) .....	1249
25-13. Typical Diagram when a Buffer in Master is in CSHOLD Mode (SPI-SPI) .....	1251
25-14. Block Diagram Shift Register, MSB First .....	1253
25-15. Block Diagram Shift Register, LSB First .....	1253
25-16. 2-data Line Mode (Phase 0, Polarity 0) .....	1256
25-17. Two-Pin Parallel Mode Timing Diagram (Phase 0, Polarity 0) .....	1256

25-18. 4-Data Line Mode (Phase 0, Polarity 0) .....	1257
25-19. 4 Pins Parallel Mode Timing Diagram (Phase 0, Polarity 0) .....	1257
25-20. Eight-data Line Mode (Phase 0, Polarity 0) .....	1258
25-21. 8 Pins Parallel Mode Timing Diagram (Phase 0, Polarity 0) .....	1259
25-22. I/O Paths during I/O Loopback Modes .....	1261
25-23. TG Interrupt Structure .....	1264
25-24. SPIFLG Interrupt Structure .....	1264
25-25. DMA Channel and Request Line (Logical) Structure in Multibuffer Mode .....	1265
25-26. SPI Global Control Register 0 (SPIGCR0) [offset = 00].....	1269
25-27. SPI Global Control Register 1 (SPIGCR1) [offset = 04h] .....	1270
25-28. SPI Interrupt Register (SPIINT0) [offset = 08h] .....	1271
25-29. SPI Interrupt Level Register (SPILVL) [offset = 0Ch].....	1273
25-30. SPI Flag Register (SPIFLG) [offset = 10h] .....	1274
25-31. SPI Pin Control Register 0 (SPIPC0) [offset = 14h] .....	1277
25-32. SPI Pin Control Register 1 (SPIPC1) [offset = 18h] .....	1278
25-33. SPI Pin Control Register 2 (SPIPC2) [offset = 1Ch].....	1280
25-34. SPI Pin Control Register 3 (SPIPC3) [offset = 20h] .....	1281
25-35. SPI Pin Control Register 4 (SPIPC4) [offset = 24h] .....	1282
25-36. SPI Pin Control Register 5 (SPIPC5) [offset = 28h] .....	1284
25-37. SPI Pin Control Register 6 (SPIPC6) [offset = 2Ch] .....	1285
25-38. SPI Pin Control Register 7 (SPIPC7) [offset = 30h] .....	1287
25-39. SPI Pin Control Register 8 (SPIPC8) [offset = 34h] .....	1288
25-40. SPI Transmit Data Register 0 (SPIDAT0) [offset = 38h] .....	1289
25-41. SPI Transmit Data Register 1 (SPIDAT1) [offset = 3Ch].....	1290
25-42. SPI Receive Buffer Register (SPIBUF) [offset = 40h] .....	1291
25-43. SPI Emulation Register (SPIEMU) [offset = 44h] .....	1293
25-44. SPI Delay Register (SPIDELAY) [offset = 48h].....	1293
25-45. Example: $t_{C2TDELAY} = 8$ VCLK Cycles .....	1295
25-46. Example: $t_{T2CDELAY} = 4$ VCLK Cycles .....	1295
25-47. Transmit-Data-Finished-to-ENA-Inactive-Timeout .....	1295
25-48. Chip-Select-Active-to-ENA-Signal-Active-Timeout .....	1295
25-49. SPI Default Chip Select Register (SPIDEF) [offset = 4Ch] .....	1296
25-50. SPI Data Format Registers (SPIFMT[3:0]) [offset = 5Ch-50h] .....	1297
25-51. Interrupt Vector 0 (NTVECT0) [offset = 60h] .....	1299
25-52. Interrupt Vector 1 (INTVECT1) [offset = 64h].....	1300
25-53. Parallel/Modulo Mode Control Register (SPIPMCTRL) [offset = 6Ch] .....	1301
25-54. Multi-buffer Mode Enable Register (MIBSPIE) [offset = 70h].....	1304
25-55. TG Interrupt Enable Set Register (TGITENST) [offset = 74h].....	1305
25-56. TG Interrupt Enable Clear Register (TGITENCR) [offset = 78h] .....	1306
25-57. Transfer Group Interrupt Level Set Register (TGITLVST) [offset = 7Ch] .....	1307
25-58. Transfer Group Interrupt Level Clear Register (TGITLVCR) [offset = 80h].....	1308
25-59. Transfer Group Interrupt Flag Register (TGINTFLAG) [offset = 84h] .....	1309
25-60. Tick Counter Operation .....	1310
25-61. Tick Count Register (TICKCNT) [offset = 90h] .....	1310
25-62. Last TG End Pointer (LTGPEND) [offset = 94h] .....	1311
25-63. MibSPI TG Control Registers (TGxCTRL) [offsets = 98h-D4h] .....	1312
25-64. DMA Channel Control Register (DMAxCTRL) [offset = D8h-F4h] .....	1315
25-65. DMAxCOUNT Register (ICOUNT) [offset = F8h-114h].....	1317
25-66. DMA Large Count Register (DMACNTLEN) [offset = 118h].....	1318

25-67. Multi-buffer RAM Uncorrectable Parity Error Control Register (UERRCTRL) [offset = 120h] .....	1318
25-68. Multi-buffer RAM Uncorrectable Parity Error Status Register (UERRSTAT) [offset = 124h] .....	1319
25-69. RXRAM Uncorrectable Parity Error Address Register (UERRADDR1) [offset = 128h] .....	1320
25-70. TXRAM Uncorrectable Parity Error Address Register (UERRADDR0) [offset = 12Ch] .....	1321
25-71. RXRAM Overrun Buffer Address Register (RXOVRN_BUF_ADDR) [offset = 130h] .....	1322
25-72. I/O-Loopback Test Control Register (IOLPBKTSTCR) [offset = 134h] .....	1323
25-73. SPI Extended Prescale Register 1 (EXTENDED_PRESCALE1 for SPIFMT0 and SPIFMT1) [offset = 138h] .....	1325
25-74. SPI Extended Prescale Register 2 (EXTENDED_PRESCALE2 for SPIFMT2 and SPIFMT3) [offset = 13Ch] .....	1327
25-75. Multi-Buffer RAM Configuration .....	1329
25-76. Multi-buffer RAM Transmit Data Register [offset = Base + 000-1FFh] .....	1331
25-77. Multi-buffer RAM Receive Buffer Register [offset = RAM Base + 200-3FFh] .....	1333
25-78. Memory Map for Parity Locations during Normal and Test Mode .....	1336
25-79. Example of Memory Mapped Parity Locations during Test Mode .....	1337
25-80. SPI/MibSPI Pins during Master mode 3-pin configuration .....	1338
25-81. SPI/MibSPI pins during Master mode 4-pin with SPISCS configuration .....	1338
25-82. SPI/MibSPI pins during Master mode in 4pin with SPIENA configuration .....	1339
25-83. SPI/MibSPI pins during Master/Slave mode with 5-pin configuration .....	1339
25-84. SPI/MibSPI pins during Slave mode 3-pin configuration .....	1340
25-85. SPI/MibSPI pins during Slave mode in 4pin with SPIENA configuration .....	1340
25-86. SPI/MibSPI pins during Slave mode in 5pin configuration - (Single Slave). .....	1340
25-87. SPI/MibSPI pins during Slave mode in 5pin configuration - (Single/Multi Slave). .....	1340
26-1. Detailed SCI Block Diagram .....	1348
26-2. SCI/LIN Block Diagram .....	1349
26-3. Typical SCI Data Frame Formats .....	1350
26-4. Asynchronous Communication Bit Timing .....	1351
26-5. Superfractional Divider Example .....	1353
26-6. Idle-Line Multiprocessor Communication Format .....	1355
26-7. Address-Bit Multiprocessor Communication Format .....	1355
26-8. Receive Buffers .....	1356
26-9. Transmit Buffers .....	1357
26-10. General Interrupt Scheme .....	1358
26-11. Interrupt Generation for Given Flags .....	1359
26-12. LIN Protocol Message Frame Format: Master Header and Slave Response .....	1366
26-13. Header 3 Fields: Synch Break, Synch, and ID .....	1366
26-14. Response Format of LIN Message Frame .....	1367
26-15. Message Header in Terms of $T_{bit}$ .....	1370
26-16. ID Field .....	1370
26-17. Measurements for Synchronization .....	1372
26-18. Synchronization Validation Process and Baud Rate Adjustment .....	1373
26-19. Optional Embedded Checksum in Response for Extended Frames .....	1374
26-20. Checksum Compare and Send for Extended Frames .....	1375
26-21. TXRX Error Detector .....	1377
26-22. Classic Checksum Generation at Transmitting Node .....	1378
26-23. LIN 2.0-Compliant Checksum Generation at Transmitting Node .....	1378
26-24. ID Reception, Filtering and Validation .....	1380
26-25. LIN Message Frame Showing LIN Interrupt Timing and Sequence .....	1382
26-26. Wakeup Signal Generation .....	1386

26-27. SCI Global Control Register 0 (SCIGCR0) [offset = 00] .....	1389
26-28. SCI Global Control Register 1 (SCIGCR1) [offset = 04h].....	1390
26-29. SCI Global Control Register 2 (SCIGCR2) [offset = 08h].....	1394
26-30. SCI Set Interrupt Register (SCISETINT) [offset = 0Ch] .....	1395
26-31. SCI Clear Interrupt Register (SCICLEARINT) [offset = 10h] .....	1398
26-32. SCI Set Interrupt Level Register (SCISETINTLVL) [offset = 14h].....	1401
26-33. SCI Clear Interrupt Level Register (SCICLEARINTLVL) [offset = 18h] .....	1404
26-34. SCI Flags Register (SCIFLR) [offset = 1Ch] .....	1407
26-35. SCI Interrupt Vector Offset 0 (SCIINTVECT0) [offset = 20h] .....	1414
26-36. SCI Interrupt Vector Offset 1 (SCIINTVECT1) [offset = 24h] .....	1414
26-37. SCI Format Control Register (SCIFORMAT) [offset = 28h].....	1415
26-38. Baud Rate Selection Register (BRS) [offset = 2Ch] .....	1416
26-39. Receiver Emulation Data Buffer (SCIED) [offset = 30h].....	1417
26-40. Receiver Data Buffer (SCIRD) [offset = 34h] .....	1418
26-41. Transmit Data Buffer Register (SCITD) [offset = 38h].....	1419
26-42. SCI Pin I/O Control Register 0 (SCIPIO0) [offset = 3Ch] .....	1419
26-43. SCI Pin I/O Control Register 1 (SCIPIO1) [offset = 40h].....	1420
26-44. SCI Pin I/O Control Register 2 (SCIPIO2) [offset = 44h] .....	1421
26-45. SCI Pin I/O Control Register 3 (SCIPIO3) [offset = 48h].....	1422
26-46. SCI Pin I/O Control Register 4 (SCIPIO4) [offset = 4Ch] .....	1423
26-47. SCI Pin I/O Control Register 5 (SCIPIO5) [offset = 50h].....	1424
26-48. SCI Pin I/O Control Register 6 (SCIPIO6) [offset = 54h] .....	1425
26-49. SCI Pin I/O Control Register 7 (SCIPIO7) [offset = 58h].....	1426
26-50. SCI Pin I/O Control Register 8 (SCIPIO8) [offset = 5Ch] .....	1426
26-51. LIN Compare Register (LINCOMPARE) [offset = 60h] .....	1427
26-52. LIN Receive Buffer 0 Register (LINRD0) [offset = 64h] .....	1428
26-53. LIN Receive Buffer 1 Register (RD1) [offset = 68h] .....	1428
26-54. LIN Mask Register (LINMASK) [offset = 6Ch] .....	1429
26-55. LIN Identification Register (LINID) [offset = 70h] .....	1430
26-56. LIN Transmit Buffer 0 Register (LINTD0) [offset = 74h] .....	1431
26-57. LIN Transmit Buffer 1 Register (LINTD1) [offset = 78h].....	1431
26-58. Maximum Baud Rate Selection Register (MBRS) [offset = 7Ch] .....	1432
26-59. Input/Output Error Enable Register (IODFTCTRL) [offset = 90h].....	1433
26-60. GPIO Functionality .....	1435
27-1. Detailed SCI Block Diagram .....	1439
27-2. Typical SCI Data Frame Formats .....	1440
27-3. Asynchronous Communication Bit Timing .....	1441
27-4. Idle-Line Multiprocessor Communication Format .....	1443
27-5. Address-Bit Multiprocessor Communication Format .....	1444
27-6. General Interrupt Scheme .....	1445
27-7. Interrupt Generation for Given Flags .....	1446
27-8. SCI Global Control Register 0 (SCIGCR0) [offset = 00] .....	1453
27-9. SCI Global Control Register 1 (SCIGCR1) [offset = 04h].....	1454
27-10. SCI Set Interrupt Register (SCISETINT) [offset = 0Ch] .....	1457
27-11. SCI Clear Interrupt Register (SCICLEARINT) [offset = 10h] .....	1459
27-12. SCI Set Interrupt Level Register (SCISETINTLVL) [offset = 14h].....	1461
27-13. SCI Clear Interrupt Level Register (SCICLEARINTLVL) [offset = 18h] .....	1462
27-14. SCI Flags Register (SCIFLR) [offset = 1Ch] .....	1464
27-15. SCI Interrupt Vector Offset 0 (SCIINTVECT0) [offset = 20h] .....	1468

27-16. SCI Interrupt Vector Offset 1 (SCIINTVECT1) [offset = 24h] .....	1468
27-17. SCI Format Control Register (SCIFORMAT) [offset = 28h].....	1469
27-18. Baud Rate Selection Register (BRS) [offset = 2Ch] .....	1470
27-19. Receiver Emulation Data Buffer (SCIED) [offset = 30h].....	1471
27-20. Receiver Data Buffer (SCIRD) [offset = 34h] .....	1471
27-21. Transmit Data Buffer Register (SCITD) [offset = 38h].....	1472
27-22. SCI Pin I/O Control Register 0 (SCIPIO0) [offset = 3Ch] .....	1472
27-23. SCI Pin I/O Control Register 1 (SCIPIO1) [offset = 40h].....	1473
27-24. SCI Pin I/O Control Register 2 (SCIPIO2) [offset = 44h] .....	1474
27-25. SCI Pin I/O Control Register 3 (SCIPIO3) [offset = 48h].....	1475
27-26. SCI Pin I/O Control Register 4 (SCIPIO4) [offset = 4Ch] .....	1476
27-27. SCI Pin I/O Control Register 5 (SCIPIO5) [offset = 50h].....	1477
27-28. SCI Pin I/O Control Register 6 (SCIPIO6) [offset = 54h] .....	1478
27-29. SCI Pin I/O Control Register 7 (SCIPIO7) [offset = 58h].....	1479
27-30. SCI Pin I/O Control Register 8 (SCIPIO8) [offset = 5Ch] .....	1479
27-31. Input/Output Error Enable Register (IODFTCTRL) [offset = 90h].....	1480
27-32. GPIO Functionality .....	1482
28-1. Multiple I <sup>2</sup> C Modules Connection Diagram .....	1485
28-2. Simple I <sup>2</sup> C Block Diagram .....	1487
28-3. Clocking Diagram for the I <sup>2</sup> C Module .....	1488
28-4. Bit Transfer on the I <sup>2</sup> C Bus .....	1489
28-5. I <sup>2</sup> C Module START and STOP Conditions .....	1490
28-6. I <sup>2</sup> C Module Data Transfer .....	1490
28-7. I <sup>2</sup> C Module 7-Bit Addressing Format .....	1491
28-8. I <sup>2</sup> C Module 10-bit Addressing Format .....	1491
28-9. I <sup>2</sup> C Module 7-Bit Addressing Format with Repeated START .....	1491
28-10. I <sup>2</sup> C Module in Free Data Format .....	1491
28-11. Arbitration Procedure Between Two Master Transmitters .....	1495
28-12. Synchronization of Two I <sup>2</sup> C Clock Generators During Arbitration .....	1496
28-13. I <sup>2</sup> C Own Address Manager Register (I2COAR) [Offset = 00] .....	1501
28-14. I <sup>2</sup> C Interrupt Mask Register (I2CIMR) [Offset = 04h] .....	1502
28-15. I <sup>2</sup> C Status Register (I2CSR) [Offset = 08h] .....	1503
28-16. I <sup>2</sup> C Clock Divider Low Register (I2CCKL) [Offset = 0Ch] .....	1506
28-17. I <sup>2</sup> C Clock Control High Register (I2CCKH) [Offset = 10h] .....	1506
28-18. I <sup>2</sup> C Data Count Register (I2CCNT) [Offset = 14h] .....	1507
28-19. I <sup>2</sup> C Data Receive Register (I2CDRR) [Offset = 18h] .....	1507
28-20. I <sup>2</sup> C Slave Address Register (I2CSAR) [Offset = 1Ch] .....	1508
28-21. I <sup>2</sup> C Data Transmit Register (I2CDXR) [Offset = 20h] .....	1508
28-22. I <sup>2</sup> C Mode Register (I2CMDR) [Offset = 24h] .....	1509
28-23. Typical Timing Diagram of Repeat Mode .....	1511
28-24. I <sup>2</sup> C Interrupt Vector Register (I2CIVR) [Offset = 28h] .....	1513
28-25. I <sup>2</sup> C Extended Mode Register (I2CEMDR) [Offset = 2Ch] .....	1514
28-26. I <sup>2</sup> C Prescale Register (I2CPSC) [Offset = 30h] .....	1514
28-27. I <sup>2</sup> C Peripheral ID Register 1 (I2CPID1) [Offset = 34h] .....	1515
28-28. I <sup>2</sup> C Peripheral ID Register 2 (I2CPID2) [Offset = 38h] .....	1515
28-29. I <sup>2</sup> C DMA Control Register (I2CDMACR) [Offset = 3Ch] .....	1516
28-30. I <sup>2</sup> C Pin Function Register (I2CPFNC) [Offset = 48h] .....	1516
28-31. I <sup>2</sup> C Pin Direction Register (I2CPDIR) [Offset = 4Ch] .....	1517
28-32. I <sup>2</sup> C Data Input Register (I2CDIN) [Offset = 50h] .....	1517

28-33. I2C Data Output Register (I2CDOUT) [Offset 0x54] .....	1518
28-34. I2C Data Set Register (I2CDSET) [Offset = 58h] .....	1518
28-35. I2C Data Clear Register (I2CDCLR) [Offset = 5Ch] .....	1519
28-36. I2C Pin Open Drain Register (I2CPDR) [Offset = 60h] .....	1519
28-37. I2C Pull Disable Register (I2CPDIS) [Offset = 64h] .....	1520
28-38. I2C Pull Select Register (I2CPSEL) [Offset = 68h] .....	1520
28-39. I2C Pins Slew Rate Select Register (I2CSRS) [Offset = 6Ch] .....	1521
28-40. Difference between Normal Operation and Backward Compatibility Mode .....	1522
29-1. EMAC and MDIO Block Diagram.....	1525
29-2. Ethernet Configuration—MII Connections.....	1528
29-3. Ethernet Configuration—RMII Connections.....	1529
29-4. Ethernet Frame Format.....	1530
29-5. Basic Descriptor Format.....	1532
29-6. Typical Descriptor Linked List.....	1533
29-7. Transmit Buffer Descriptor Format.....	1536
29-8. Receive Buffer Descriptor Format.....	1539
29-9. EMAC Control Module Block Diagram.....	1543
29-10. MDIO Module Block Diagram .....	1545
29-11. EMAC Module Block Diagram .....	1549
29-12. EMAC Control Module Revision ID Register (REVID).....	1571
29-13. EMAC Control Module Software Reset Register (SOFTRESET) .....	1571
29-14. EMAC Control Module Interrupt Control Register (INTCONTROL).....	1572
29-15. EMAC Control Module Receive Threshold Interrupt Enable Register (C0RXTHRESHEN) .....	1573
29-16. EMAC Control Module Receive Interrupt Enable Register (C0RXEN) .....	1574
29-17. EMAC Control Module Transmit Interrupt Enable Register (C0TXEN).....	1575
29-18. EMAC Control Module Miscellaneous Interrupt Enable Register (COMISCEN).....	1576
29-19. EMAC Control Module Receive Threshold Interrupt Status Register (C0RXTHRESHSTAT).....	1577
29-20. EMAC Control Module Receive Interrupt Status Register (C0RXSTAT).....	1578
29-21. EMAC Control Module Transmit Interrupt Status Register (C0TXSTAT) .....	1579
29-22. EMAC Control Module Miscellaneous Interrupt Status Register (COMISCSTAT) .....	1580
29-23. EMAC Control Module Receive Interrupts Per Millisecond Register (C0RXIMAX) .....	1581
29-24. EMAC Control Module Transmit Interrupts Per Millisecond Register (C0TXIMAX) .....	1582
29-25. MDIO Revision ID Register (REVID).....	1583
29-26. MDIO Control Register (CONTROL).....	1584
29-27. PHY Acknowledge Status Register (ALIVE) .....	1585
29-28. PHY Link Status Register (LINK).....	1585
29-29. MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW) .....	1586
29-30. MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED) .....	1587
29-31. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRRAW) .....	1588
29-32. MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED) .....	1589
29-33. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET).....	1590
29-34. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) .....	1591
29-35. MDIO User Access Register 0 (USERACCESS0) .....	1592
29-36. MDIO User PHY Select Register 0 (USERPHYSEL0) .....	1593
29-37. MDIO User Access Register 1 (USERACCESS1) .....	1594
29-38. MDIO User PHY Select Register 1 (USERPHYSEL1) .....	1595
29-39. Transmit Revision ID Register (TXREVID).....	1599
29-40. Transmit Control Register (TXCONTROL) .....	1599
29-41. Transmit Teardown Register (TXTEARDOWN) .....	1600

29-42. Receive Revision ID Register (RXREVID) .....	1600
29-43. Receive Control Register (RXCONTROL) .....	1601
29-44. Receive Teardown Register (RXTEARDOWN) .....	1601
29-45. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) .....	1602
29-46. Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED).....	1603
29-47. Transmit Interrupt Mask Set Register (TXINTMASKSET) .....	1604
29-48. Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR) .....	1605
29-49. MAC Input Vector Register (MACINVECTOR) .....	1606
29-50. MAC End Of Interrupt Vector Register (MACEOIVECTOR) .....	1607
29-51. Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW).....	1608
29-52. Receive Interrupt Status (Masked) Register (RXINTSTATMASKED) .....	1609
29-53. Receive Interrupt Mask Set Register (RXINTMASKSET).....	1610
29-54. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR).....	1611
29-55. MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW) .....	1612
29-56. MAC Interrupt Status (Masked) Register (MACINTSTATMASKED).....	1612
29-57. MAC Interrupt Mask Set Register (MACINTMASKSET) .....	1613
29-58. MAC Interrupt Mask Clear Register (MACINTMASKCLEAR) .....	1613
29-59. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE).....	1614
29-60. Receive Unicast Enable Set Register (RXUNICASTSET) .....	1616
29-61. Receive Unicast Clear Register (RXUNICASTCLEAR) .....	1617
29-62. Receive Maximum Length Register (RXMAXLEN) .....	1617
29-63. Receive Buffer Offset Register (RXBUFFEROFFSET).....	1618
29-64. Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH) .....	1618
29-65. Receive Channel $n$ Flow Control Threshold Register (RX $n$ FLOWTHRESH).....	1619
29-66. Receive Channel $n$ Free Buffer Count Register (RX $n$ FREEBUFFER) .....	1619
29-67. MAC Control Register (MACCONTROL) .....	1620
29-68. MAC Status Register (MACSTATUS) .....	1622
29-69. Emulation Control Register (EMCONTROL).....	1624
29-70. FIFO Control Register (FIFOCONTROL).....	1624
29-71. MAC Configuration Register (MACCONFIG) .....	1625
29-72. Soft Reset Register (SOFTRESET).....	1625
29-73. MAC Source Address Low Bytes Register (MACSRCADDRLO) .....	1626
29-74. MAC Source Address High Bytes Register (MACSRCADDRHI) .....	1626
29-75. MAC Hash Address Register 1 (MACHASH1) .....	1627
29-76. MAC Hash Address Register 2 (MACHASH2) .....	1627
29-77. Back Off Random Number Generator Test Register (BOFFTEST).....	1628
29-78. Transmit Pacing Algorithm Test Register (TPACETEST).....	1628
29-79. Receive Pause Timer Register (RXPAUSE).....	1629
29-80. Transmit Pause Timer Register (TXPAUSE) .....	1629
29-81. MAC Address Low Bytes Register (MACADDRLO) .....	1630
29-82. MAC Address High Bytes Register (MACADDRHI).....	1631
29-83. MAC Index Register (MACINDEX) .....	1631
29-84. Transmit Channel $n$ DMA Head Descriptor Pointer Register (TX $n$ HDP).....	1632
29-85. Receive Channel $n$ DMA Head Descriptor Pointer Register (RX $n$ HDP) .....	1632
29-86. Transmit Channel $n$ Completion Pointer Register (TX $n$ CP) .....	1633
29-87. Receive Channel $n$ Completion Pointer Register (RX $n$ CP).....	1633
29-88. Statistics Register .....	1634
30-1. DMM Block Diagram .....	1644
30-2. Trace Mode Packet Format .....	1646

30-3.	Direct Data Mode Packet Format .....	1646
30-4.	Packet Sync Signal Example .....	1648
30-5.	Example Single Packet Transmission .....	1648
30-6.	Interrupt Structure .....	1649
30-7.	DMM Global Control Register (DMMGLBCTRL) [offset = 00h] .....	1651
30-8.	DMM Interrupt Set Register (DMMINTSET) [offset = 04h].....	1653
30-9.	DMM Interrupt Clear Register (DMMINTCLR) [offset = 08h] .....	1657
30-10.	DMM Interrupt Level Register (DMMINTLVL) [offset = 0Ch] .....	1662
30-11.	DMM Interrupt Flag Register (DMMINTFLG) [offset = 10h].....	1664
30-12.	DMM Interrupt Offset 1 Register (DMMOFF1) [offset = 14h] .....	1668
30-13.	DMM Interrupt Offset 2 Register (DMMOFF2) [offset = 18h] .....	1669
30-14.	DMM Direct Data Mode Destination Register (DMMDDMDEST) [offset = 1Ch] .....	1670
30-15.	DMM Direct Data Mode Blocksize Register (DMMDDMBL) [offset = 20h] .....	1670
30-16.	DMM Direct Data Mode Pointer Register (DMMDDMP) [offset = 24h] .....	1671
30-17.	DMM Direct Data Mode Interrupt Pointer Register (DMMINTPT) [offset = 28h] .....	1671
30-18.	DMM Destination x Region 1 (DMMDESTxREG1) [offset = 2Ch, 3Ch, 4Ch, 5Ch].....	1672
30-19.	DMM Destination x Blocksize 1 (DMMDESTxBL1) [offset = 30h, 40h, 50h, 60h] .....	1673
30-20.	DMM Destination x Region 2 (DMMDESTxREG2) [offset = 34h, 44h, 54h, 64h].....	1674
30-21.	DMM Destination x Blocksize 2 (DMMDESTxBL2) [offset = 38h, 48h, 58h, 68h] .....	1675
30-22.	DMM Pin Control 0 (DMMPC0) [offset = 6Ch].....	1676
30-23.	DMM Pin Control 1 (DMMPC1) [offset = 70h].....	1677
30-24.	DMM Pin Control 2 (DMMPC2) [offset = 74h].....	1679
30-25.	DMM Pin Control 3 (DMMPC3) [offset = 78h].....	1680
30-26.	DMM Pin Control 4 (DMMPC4) [offset = 7Ch].....	1681
30-27.	DMM Pin Control 5 (DMMPC5) [offset = 80h].....	1683
30-28.	DMM Pin Control 6 (DMMPC6) [offset = 84h].....	1684
30-29.	DMM Pin Control 7 (DMMPC7) [offset = 88h].....	1686
30-30.	DMM Pin Control 8 (DMMPC8) [offset = 8Ch].....	1687
31-1.	Block Diagram RAM Trace Port Module .....	1690
31-2.	Packet Format Trace Mode for RAM Locations .....	1691
31-3.	Packet Format Trace Mode for Peripheral Locations.....	1691
31-4.	Packet Format in Direct Data Mode.....	1693
31-5.	Example for Trace Region Setup.....	1694
31-6.	FIFO Overflow Handling .....	1695
31-7.	RTP Packet Transfer with Sync Signal .....	1696
31-8.	Packet Format in Trace Mode .....	1696
31-9.	RTP Global Control Register (RTPGLBCTRL) [offset = 00h].....	1699
31-10.	RTP Trace Enable Register (RTPTRENA) [offset = 04h].....	1702
31-11.	RTP Global Status Register (RTPGSR) [offset = 08h] .....	1703
31-12.	RTP RAM 1 Trace Region [1:2] Register (RTPRAM1REG[1:2]) [offset = 0Ch, 10h].....	1705
31-13.	RTP RAM 2 Trace Region [1:2] Register (RTPRAM2REG[1:2]) [offset = 14h, 18h] .....	1706
31-14.	RTP Peripheral Trace Region [1:2] Register (RTPPERREG[1:2]) [offset = 24h, 28h] .....	1707
31-15.	RTP Direct Data Mode Write Register (RTPDDMW) [offset = 2Ch] .....	1708
31-16.	RTP Pin Control 0 Register (RTPPC0) [offset = 34h] .....	1709
31-17.	RTP Pin Control 1 Register (RTPPC1) [offset = 38h] .....	1710
31-18.	RTP Pin Control 2 Register (RTPPC2) [offset = 3Ch].....	1711
31-19.	RTP Pin Control 3 Register (RTPPC3) [offset = 40h] .....	1712
31-20.	RTP Pin Control 4 Register (RTPPC4) [offset = 44h] .....	1713
31-21.	RTP Pin Control 5 Register (RTPPC5) [offset = 48h] .....	1714

---

31-22. RTP Pin Control 6 Register (RTPPC6) [offset = 4Ch] .....	1715
31-23. RTP Pin Control 7 Register (RTPPC7) [offset = 50h] .....	1717
31-24. RTP Pin Control 8 Register (RTPPC8) [offset = 54h] .....	1718
32-1. eFuse Self Test Flow Chart .....	1722
32-2. EFC Boundary Control Register (EFCBOUND) [offset = 1Ch] .....	1723
32-3. EFC Pins Register (EFCPINS) [offset = 2Ch] .....	1725
32-4. EFC Error Status Register (EFCERRSTAT) [offset = 3Ch] .....	1726
32-5. EFC Self Test Cycles Register (EFCSTCY) [offset = 48h] .....	1726
32-6. EFC Self Test Cycles Register (EFCSTSIG) [offset = 4Ch] .....	1727

## List of Tables

2-1.	Definition of Terms .....	98
2-2.	Bus Master / Slave Access Privileges .....	100
2-3.	32-bit Word-Invariant Big Endian Format .....	100
2-4.	Clock Sources .....	101
2-5.	Clock Domains .....	102
2-6.	Typical Low-Power Modes .....	104
2-7.	Clock Test Mode Options .....	105
2-8.	DCC1 Counter 0 Clock Inputs .....	107
2-9.	DCC1 Counter 1 Clock / Signal Inputs .....	107
2-10.	DCC2 Counter 0 Clock Inputs .....	107
2-11.	DCC2 Counter 1 Clock / Signal Inputs .....	107
2-12.	Module Registers / Memories Memory Map .....	110
2-13.	Flash Memory Banks and Sectors .....	114
2-14.	PBIST Memory Grouping .....	117
2-15.	PBIST Algorithm Mapping .....	118
2-16.	Memory Initialization Select Mapping .....	121
2-17.	Causes of Resets .....	122
2-18.	Primary System Control Registers Summary .....	125
2-19.	SYS Pin Control Register 1 (SYSPC1) Field Descriptions .....	127
2-20.	SYS Pin Control Register 2 (SYSPC2) Field Descriptions .....	127
2-21.	SYS Pin Control Register 3 (SYSPC3) Field Descriptions .....	128
2-22.	SYS Pin Control Register 4 (SYSPC4) Field Descriptions .....	128
2-23.	SYS Pin Control Register 5 (SYSPC5) Field Descriptions .....	129
2-24.	SYS Pin Control Register 6 (SYSPC6) Field Descriptions .....	129
2-25.	SYS Pin Control Register 7 (SYSPC7) Field Descriptions .....	130
2-26.	SYS Pin Control Register 8 (SYSPC8) Field Descriptions .....	130
2-27.	SYS Pin Control Register 9 (SYSPC9) Field Descriptions .....	131
2-28.	Clock Source Disable Register (CSDIS) Field Descriptions.....	132
2-29.	Clock Sources Table .....	132
2-30.	Clock Source Disable Set Register (CSDISSET) Field Descriptions .....	133
2-31.	Clock Source Disable Clear Register (CSDISCLR) Field Descriptions .....	134
2-32.	Clock Domain Disable Register (CDDIS) Field Descriptions.....	135
2-33.	Clock Domain Disable Set Register (CDDISSET) Field Descriptions.....	136
2-34.	Clock Domain Disable Clear Register (CDDISCLR) Field Descriptions .....	137
2-35.	GCLK, HCLK, VCLK, and VCLK2 Source Register (GHVSRC) Field Descriptions.....	139
2-36.	Peripheral Asynchronous Clock Source Register (VCLKASRC) Field Descriptions .....	140
2-37.	RTI Clock Source Register (RCLKSRC) Field Descriptions.....	141
2-38.	Clock Source Valid Register (CSVSTAT) Field Descriptions .....	142
2-39.	Memory Self-Test Global Control Register (MSTGCR) Field Descriptions.....	143
2-40.	Memory Hardware Initialization Global Control Register (MINITGCR) Field Descriptions .....	144
2-41.	MBIST Controller/Memory Initialization Enable Register (MSINENA) Field Descriptions .....	145
2-42.	MSTC Global Status Register (MSTCGSTAT) Field Descriptions .....	146
2-43.	Memory Hardware Initialization Status Register (MINISTAT) Field Descriptions .....	147
2-44.	PLL Control Register 1 (PLLCTL1) Field Descriptions.....	148
2-45.	PLL Control Register 2 (PLLCTL2) Field Descriptions.....	149
2-46.	SYS Pin Control Register 10 (SYSPC10) Field Descriptions .....	150
2-47.	Die Identification Register, Lower Word (DIEIDL) Field Descriptions .....	151

2-48.	Die Identification Register, Upper Word (DIEIDH) Field Descriptions .....	151
2-49.	LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions.....	152
2-50.	Clock Test Register (CLKTEST) Field Descriptions.....	155
2-51.	DFT Control Register (DFTCTRLREG) Field Descriptions.....	157
2-52.	DFT Control Register 2 (DFTCTRLREG2) Field Descriptions .....	158
2-53.	General Purpose Register (GPREG1) Field Descriptions .....	159
2-54.	Imprecise Fault Status Register (IMPFASTS) Field Descriptions .....	160
2-55.	Imprecise Fault Write Address Register (IMPFTADD) Field Descriptions.....	161
2-56.	System Software Interrupt Request 1 Register (SSIR1) Field Descriptions .....	162
2-57.	System Software Interrupt Request 2 Register (SSIR2) Field Descriptions .....	162
2-58.	System Software Interrupt Request 3 Register (SSIR3) Field Descriptions .....	163
2-59.	System Software Interrupt Request 4 Register (SSIR4) Field Descriptions .....	163
2-60.	RAM Control Register (RAMGCR) Field Descriptions .....	164
2-61.	Bus Matrix Module Control Register 1 (BMMCR) Field Descriptions .....	165
2-62.	CPU Reset Control Register (CPURSTGCR) Field Descriptions .....	165
2-63.	Clock Control Register (CLKCNTRL) Field Descriptions .....	166
2-64.	ECP Control Register (ECPCNTL) Field Descriptions .....	167
2-65.	DEV Parity Control Register 1 (DEVCR1) Field Descriptions.....	168
2-66.	System Exception Control Register (SYSECR) Field Descriptions .....	168
2-67.	System Exception Status Register (SYSESR) Field Descriptions.....	169
2-68.	System Test Abort Status Register (SYSTASR) Field Descriptions .....	170
2-69.	Global Status Register (GLBSTAT) Field Descriptions .....	171
2-70.	Device Identification Register (DEVID) Field Descriptions .....	172
2-71.	Software Interrupt Vector Register (SSIVEC) Field Descriptions.....	173
2-72.	System Software Interrupt Flag Register (SSIF) Field Descriptions .....	174
2-73.	Secondary System Control Registers Summary.....	175
2-74.	PLL Control Register 3 (PLLCTL3) Field Descriptions .....	176
2-75.	CPU Logic BIST Clock Prescaler (STCLKDIV) Field Descriptions .....	177
2-76.	Clock 2 Control Register (CLK2CNTRL) Field Descriptions .....	177
2-77.	Peripheral Asynchronous Clock Configuration 1 Register (VCLKACON1) Field Descriptions .....	178
2-78.	<b>Clock Slip Register (CLKSLIP) Field Descriptions .....</b>	179
2-79.	<b>EFUSE Controller Control Register (EFC_CTLREG) Field Descriptions .....</b>	180
2-80.	Die Identification Register, Lower Word (DIEIDL_REG0) Field Descriptions .....	180
2-81.	Die Identification Register, Upper Word (DIEIDH_REG1) Field Descriptions .....	181
2-82.	Die Identification Register, Lower Word (DIEIDL_REG2) Field Descriptions .....	181
2-83.	Die Identification Register, Upper Word (DIEIDH_REG3) Field Descriptions .....	181
2-84.	Peripheral Central Resource Control Registers Summary .....	182
2-85.	Peripheral Memory Protection Set Register 0 (PMPROTSET0) Field Descriptions .....	183
2-86.	Peripheral Memory Protection Set Register 1 (PMPROTSET1) Field Descriptions .....	183
2-87.	Peripheral Memory Protection Clear Register 0 (PMPROTCLR0) Field Descriptions .....	184
2-88.	Peripheral Memory Protection Clear Register 1 (PMPROTCLR1) Field Descriptions .....	184
2-89.	Peripheral Protection Set Register 0 (PPROTSET0) Field Descriptions .....	185
2-90.	Peripheral Protection Set Register 1 (PPROTSET1) Field Descriptions .....	186
2-91.	Peripheral Protection Set Register 2 (PPROTSET2) Field Descriptions .....	186
2-92.	Peripheral Protection Set Register 3 (PPROTSET3) Field Descriptions .....	187
2-93.	Peripheral Protection Clear Register 0 (PPROTCLR0) Field Descriptions.....	187
2-94.	Peripheral Protection Clear Register 1 (PPROTCLR1) Field Descriptions.....	188
2-95.	Peripheral Protection Clear Register 2 (PPROTCLR2) Field Descriptions.....	188
2-96.	Peripheral Protection Clear Register 3 (PPROTCLR3) Field Descriptions.....	189

2-97.	Peripheral Memory Power-Down Set Register 0 (PCSPWRDWNSET0) Field Descriptions .....	189
2-98.	Peripheral Memory Power-Down Set Register 1 (PCSPWRDWNSET1) Field Descriptions .....	190
2-99.	Peripheral Memory Power-Down Clear Register 0 (PCSPWRDWNCLR0) Field Descriptions .....	190
2-100.	Peripheral Memory Power-Down Set Register 1 (PCSPWRDWNCLR1) Field Descriptions .....	191
2-101.	Peripheral Power-Down Set Register 0 (PSPWRDWNSET0) Field Descriptions .....	192
2-102.	Peripheral Power-Down Set Register 1 (PSPWRDWNSET1) Field Descriptions .....	193
2-103.	Peripheral Power-Down Set Register 2 (PSPWRDWNSET2) Field Descriptions .....	193
2-104.	Peripheral Power-Down Set Register 3 (PSPWRDWNSET3) Field Descriptions .....	194
2-105.	Peripheral Power-Down Clear Register 0 (PSPWRDWNCLR0) Field Descriptions .....	194
2-106.	Peripheral Power-Down Clear Register 1 (PSPWRDWNCLR1) Field Descriptions .....	195
2-107.	Peripheral Power-Down Clear Register 2 (PSPWRDWNCLR2) Field Descriptions .....	195
2-108.	Peripheral Power-Down Clear Register 3 (PSPWRDWNCLR3) Field Descriptions .....	196
3-1.	PMM Register Summary .....	205
3-2.	Logic Power Domain Control Register (LOGICPDPWRCTRL0) Field Descriptions .....	206
3-3.	Memory Power Domain Control Register 0 (MEMPDPWRCTRL0) Field Descriptions .....	207
3-4.	Power Domain Clock Disable Register (PDCLKDISREG) Field Descriptions .....	208
3-5.	Power Domain Clock Disable Set Register (PDCLKDISSETREG) Field Descriptions .....	209
3-6.	Power Domain Clock Disable Clear Register (PDCLKDISCLRREG) Field Descriptions .....	210
3-7.	Logic Power Domain PD2 Power Status Register (LOGICPDPWRSTAT0) Field Descriptions .....	211
3-8.	Logic Power Domain PD3 Power Status Register (LOGICPDPWRSTAT1) Field Descriptions .....	212
3-9.	Logic Power Domain PD4 Power Status Register (LOGICPDPWRSTAT2) Field Descriptions .....	213
3-10.	Logic Power Domain PD5 Power Status Register (LOGICPDPWRSTAT3) Field Descriptions .....	214
3-11.	Memory Power Domain RAM_PD1 Power Status Register (MEMPDPWRSTAT0) Field Descriptions .....	215
3-12.	Memory Power Domain RAM_PD2 Power Status Register (MEMPDPWRSTAT1) Field Descriptions .....	216
3-13.	Memory Power Domain RAM_PD3 Power Status Register (MEMPDPWRSTAT2) Field Descriptions .....	217
3-14.	Global Control Register 1 (GLOBALCTRL1) Field Descriptions .....	218
3-15.	Global Status Register (GLOBALSTAT) Field Descriptions .....	219
3-16.	PSCON Diagnostic Compare Key Register (PRCKEYREG) Field Descriptions .....	219
3-17.	LogicPD PSCON Diagnostic Compare Status Register 1 (LPDDCSTAT1) Field Descriptions .....	220
3-18.	LogicPD PSCON Diagnostic Compare Status Register 2 (LPDDCSTAT2) Field Descriptions .....	221
3-19.	Memory PD PSCON Diagnostic Compare Status Register 1 (MPDDCSTAT1) Field Descriptions .....	222
3-20.	Memory PD PSCON Diagnostic Compare Status Register 2 (MPDDCSTAT2) Field Descriptions .....	223
3-21.	Isolation Diagnostic Status Register (ISODIAGSTAT) Field Descriptions .....	224
4-1.	Input Multiplexing on 144QFP Parts .....	227
4-2.	Input Multiplexing on 337BGA Parts .....	228
4-3.	IOMM Register Summary .....	231
4-4.	Revision Register Field Descriptions .....	231
4-5.	Device Endianness Register Field Descriptions .....	232
4-6.	Kicker Register 0 Field Descriptions .....	232
4-7.	Kicker Register 1 Field Descriptions .....	233
4-8.	Error Raw Status / Set Register Field Descriptions .....	234
4-9.	Error Signaling Enabled Status / Clear Register Field Descriptions .....	235
4-10.	Error Enable Register Field Descriptions .....	236
4-11.	Interrupt Enable Clear Register Field Descriptions .....	237
4-12.	Fault Address Register Field Descriptions .....	237
4-13.	Fault Status Register Field Descriptions .....	238
4-14.	FAULT_CLEAR_REG: Fault Clear Register Field Descriptions .....	239
4-15.	Pin Multiplexing Control Registers Field Descriptions .....	239
4-16.	Multiplexing and Control .....	240

5-1.	ECC Encoding for BE32 Devices .....	248
5-2.	Syndrome Table, Decode to Bit in Error .....	249
5-3.	Alternate Syndrome Table .....	250
5-4.	DIAGMODE Encoding.....	253
5-5.	Bus1 Diagnostic Mode Summary .....	256
5-6.	Bus2 and ECC Diagnostic Mode Summary .....	256
5-7.	Port Signals Diagnostic Mode Summary.....	257
5-8.	Flash Control Registers .....	258
5-9.	Flash Option Control Register (FRDCNTL) Field Descriptions .....	259
5-10.	Flash Error Detection and Correction Control Register 1 (FEDACCTRL1) Field Descriptions .....	260
5-11.	Flash Error Correction Control and Correction Register 2 (FEDACCTRL2) Field Descriptions .....	262
5-12.	Flash Correctable Error Count Register (FCOR_ERR_CNT) Field Descriptions.....	262
5-13.	Flash Correctable Error Address Register (FCOR_ERR_ADD) Field Descriptions .....	263
5-14.	Flash Correctable Error Position Register (FCOR_ERR_POS) Field Descriptions .....	264
5-15.	Flash Error Detection and Correction Status Register (FEDACSTATUS) Field Descriptions .....	265
5-16.	Flash Un-Correctable Error Address Register (FUNC_ERR_ADD) Field Descriptions.....	267
5-17.	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS) Field Descriptions.....	268
5-18.	Primary Address Tag Register (FPRIM_ADD)_TAG Field Descriptions.....	269
5-19.	Duplicate Address Tag Register (FDUP_ADD)_TAG Field Descriptions.....	269
5-20.	Flash Bank Protection Register (FBPROT) Field Descriptions .....	270
5-21.	Flash Bank Sector Enable Register (FBSE) Field Descriptions .....	270
5-22.	Flash Bank Busy Register (FBBUSY) Field Descriptions .....	271
5-23.	Flash Bank Access Control Register (FBAC) Field Descriptions .....	272
5-24.	Flash Bank Fallback Power Register (FBFallback) Field Descriptions.....	273
5-25.	Flash Pump Access Control Register 1 (FPAC1) Field Descriptions .....	274
5-26.	Flash Pump Access Control Register 1 (FPAC1) Field Descriptions .....	275
5-27.	Flash Pump Access Control Register 2 (FPAC2) Field Descriptions .....	276
5-28.	Flash Module Access Control Register (FMAC) Field Descriptions .....	276
5-29.	Flash Module Status Register (FMSTAT) Field Descriptions .....	277
5-30.	EEPROM Emulation Data MSW Register (FEMU_DMSW) Field Descriptions.....	279
5-31.	EEPROM Emulation Data LSW Register (FEMU_DLW) Field Descriptions .....	279
5-32.	EEPROM Emulation ECC Register (FEMU_ECC) Field Descriptions .....	280
5-33.	Flash Lock Register (FLOCK) Field Descriptions.....	280
5-34.	EEPROM Emulation Address Register (FEMU_ADDR) Field Descriptions .....	281
5-35.	Diagnostic Control Register (FDIAGCTRL) Field Descriptions .....	282
5-36.	Uncorrected Raw Data High Register (FRAW_DATAH) Field Descriptions .....	284
5-37.	Uncorrected Raw Data Low Register (FRAW_DATAL) Field Descriptions .....	285
5-38.	Uncorrected Raw ECC Register (FRAW_ECC) Field Descriptions .....	286
5-39.	Parity Override Register (FPAR_OVR) Field Descriptions .....	287
5-40.	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS2) Field Descriptions .....	288
5-41.	FSM Register Write Enable (FSM_WR_ENA) Field Descriptions .....	289
5-42.	FSM Register Write Enable (FSM_WR_ENA) Field Descriptions .....	289
5-43.	EPROM Emulation Configuration Register (EEPROM_CONFIG) Field Descriptions .....	290
5-44.	EEPROM Emulation Error Detection and Correction Control Register 1 (EE_CTRL1) Field Descriptions ..	291
5-45.	EEPROM Emulation Error Correction Control Register 2 (EE_CTRL2) Field Descriptions.....	293
5-46.	EEPROM Emulation Correctable Error Count Register (EE_COR_ERR_CNT) Field Descriptions .....	293
5-47.	EEPROM Emulation Correctable Error Address Register (EE_COR_ERR_ADD) Field Descriptions .....	294
5-48.	EEPROM Emulation Correctable Error Position Register (EE_COR_ERR_POS) Field Descriptions .....	295
5-49.	EEPROM Emulation Error Status Register (EE_STATUS) Field Descriptions .....	296

5-50.	EEPROM Emulation Un-Correctable Error Address Register (EE_UNC_ERR_ADD) Field Descriptions ...	297
5-51.	Flash Bank Configuration Register (FCFG_BANK) Field Descriptions .....	298
6-1.	TCRAM Module Control and Status Register Map .....	304
6-2.	TCRAM Module Control Register (RAMCTRL) Field Descriptions .....	305
6-3.	TCRAM Module Single-Bit Error Correction Threshold Register (RAMTHRESHOLD) Field Descriptions...	306
6-4.	TCRAM Module Single-Bit Error Occurrences Counter Register (RAMOCCUR) Field Descriptions .....	307
6-5.	TCRAM Module Interrupt Control Register (RAMINTCTRL) Field Descriptions.....	307
6-6.	TCRAM Module Error Status Register (RAMERRSTATUS) Field Descriptions.....	308
6-7.	TCRAM Module Single-Bit Error Address Register (RAMSERRADDR) Field Descriptions .....	309
6-8.	TCRAM Module Uncorrectable Error Address Register (RAMUERRADDR) Field Descriptions .....	310
6-9.	TCRAM Module Test Mode Control Register (RAMTEST) Field Descriptions .....	311
6-10.	TCRAM Module Test Mode Vector Register (RAMADDRDEVECT) Field Descriptions.....	312
6-11.	TCRAM Module Parity Error Address Register (RAMPERRADDR) Field Descriptions .....	312
7-1.	PBIST Registers .....	320
7-2.	RAM Configuration Register (RAMT) Field Descriptions .....	321
7-3.	Datalogger Register (DLR) Field Descriptions .....	321
7-4.	PBIST Activate/ROM Clock Enable Register (PACT) Field Descriptions .....	322
7-5.	PBIST ID Register Field Descriptions .....	323
7-6.	Override Register (OVER) Field Descriptions.....	323
7-7.	Fail Status Fail Register 0 (FSRF0) Field Descriptions .....	324
7-8.	Fail Status Fail Register 1 (FSRF1) Field Descriptions .....	324
7-9.	Fail Status Count 0 Register (FSRC0) Field Descriptions.....	325
7-10.	Fail Status Count Register 1 (FSRC1) Field Descriptions.....	325
7-11.	Fail Status Address 0 Register (FSRA0) Field Descriptions .....	326
7-12.	Fail Status Address 1 Register (FSRA1) Field Descriptions .....	326
7-13.	Fail Status Data Register 0 (FSRDL0) Field Descriptions .....	327
7-14.	Fail Status Data Register 1 (FSRDL1) Field Descriptions.....	327
7-15.	ROM Mask Register (ROM) Field Descriptions .....	328
7-16.	Algorithm Mask Register (ALGO) Field Descriptions.....	328
7-17.	RAM Info Mask Lower Register (RINFOL) Field Descriptions .....	329
7-18.	RAM Info Mask Upper Register (RINFOU) Field Descriptions.....	330
8-1.	STC Test Coverage and Duration .....	338
8-2.	Typical STC Execution Times .....	338
8-3.	STC Control Registers .....	339
8-4.	STC Global Control Register 0 (STCGCR0) Field Descriptions .....	340
8-5.	STC Global Control Register 1 (STCGCR1) Field Descriptions .....	340
8-6.	Self-Test Run Timeout Counter Preload Register (STCTPR).....	341
8-7.	STC Current ROM Address Register (STC_CADDR) Field Descriptions .....	341
8-8.	STC Current Interval Count Register (STCCICR) Field Descriptions .....	342
8-9.	Self-Test Global Status Register (STCGSTAT) Field Descriptions .....	342
8-10.	Self-Test Fail Status Register (STCFSTAT) Field Descriptions .....	343
8-11.	CPU1 Current MISR Register (CPU1_CURMISR[3:0]) Field Descriptions.....	344
8-12.	CPU2 Current MISR Register (CPU2_CURMISR[3:0]) Field Descriptions.....	345
8-13.	Signature Compare Self-Check Regsiter (STCSCSCR) Field Descriptions .....	346
9-1.	Compare Match Test Sequence .....	351
9-2.	Compare Mismatch Test Sequence .....	352
9-3.	Module Registers .....	353
9-4.	CCM-R4F Status Register (CCMSR) Field Descriptions .....	354
9-5.	CCM-R4F Key Register (CCMKEYR) Field Descriptions.....	355

10-1.	Valid Frequency Ranges for PLL .....	364
10-2.	PLL Value Encoding .....	365
10-3.	State Machine Timings .....	368
10-4.	PLL Module Registers.....	372
10-5.	LPOCLKDET Module Registers.....	372
10-6.	PLL Control 1 Register (PLLCTL1) Field Descriptions.....	373
10-7.	PLL Control 2 Register (PLLCTL2) Field Descriptions.....	374
10-8.	PLL Control 3 Register (PLLCTL3) Field Descriptions.....	376
10-9.	PLL Clock Slip Control Register (CLKSLIP) Field Descriptions .....	377
10-10.	General Purpose Register1 (GPREG1) Field Descriptions .....	378
10-11.	SSW PLL BIST Control Register 1 (SSWPPLL1) Field Descriptions .....	379
10-12.	SSW PLL BIST Control Register 2 (SSWPPLL2) Field Descriptions .....	380
10-13.	SSW PLL BIST Control Register 3 (SSWPPLL3) Field Descriptions .....	381
10-14.	LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions.....	381
10-15.	Clock Test Register (CLKTEST) Field Descriptions.....	384
11-1.	DCC Registers .....	397
11-2.	DCC Control Register (DCCGCTRL) Field Descriptions .....	398
11-3.	DCC Revision Id Register (DCCREV) Field Descriptions .....	399
11-4.	DCC Counter0 Seed Register (DCCCNT0SEED) Field Descriptions .....	399
11-5.	DCC Valid0 Seed Register (DCCVALID0SEED) Field Descriptions .....	400
11-6.	DCC Counter1 Seed Register (DCCCNT0SEED) Field Descriptions .....	400
11-7.	DCC Status Register (DCCSTAT) Field Descriptions .....	401
11-8.	DCC Counter0 Seed Register (DCCCNT0) Field Descriptions .....	401
11-9.	DCC Valid0 Value Register (DCCVALID0) Field Descriptions .....	402
11-10.	DCC Counter1 Value Register (DCCCNT1) Field Descriptions .....	402
11-11.	DCC Counter1 Value Register (DCCCNT1) Field Descriptions .....	403
11-12.	DCC Counter0 Clock Source Selection Register (DCCCNT0CLKSRC) Field Descriptions .....	403
12-1.	ESM Interrupt and <del>ERROR</del> Pin Behavior .....	406
12-2.	ESM Module Registers.....	411
12-3.	ESM Enable <del>ERROR</del> Pin Action/Response Register 1 (ESMEEPAPR1) Field Descriptions.....	412
12-4.	ESM Disable <del>ERROR</del> Pin Action/Response Register 1 (ESMDEPAPR1) Field Descriptions .....	412
12-5.	ESM Interrupt Enable Set/Status Register 1 (ESMIESR1) Field Descriptions.....	413
12-6.	ESM Interrupt Enable Clear/Status Register 1 (ESMIECR1) Field Descriptions .....	413
12-7.	ESM Interrupt Level Set/Status Register 1 (ESMILSR1) Field Descriptions .....	414
12-8.	ESM Interrupt Level Clear/Status Register 1 (ESMILCR1) Field Descriptions .....	414
12-9.	ESM Status Register 1 (ESMSR1) Field Descriptions .....	415
12-10.	ESM Status Register 2 (ESMSR2) Field Descriptions .....	415
12-11.	ESM Status Register 3 (ESMSR3) Field Descriptions .....	416
12-12.	ESM <del>ERROR</del> Pin Status Register (ESMEPSR) Field Descriptions .....	416
12-13.	ESM Interrupt Offset High Register (ESMIOFFHR) Field Descriptions.....	417
12-14.	ESM Interrupt Offset Low Register (ESMIOFFLR) Field Descriptions.....	418
12-15.	ESM Low-Time Counter Register (ESMLTCR) Field Descriptions .....	419
12-16.	ESM Low-Time Counter Preload Register (ESMLTCP) Field Descriptions .....	419
12-17.	ESM Error Key Register (ESMEKR) Field Descriptions .....	420
12-18.	ESM Status Shadow Register 2 (ESMSSR2) Field Descriptions.....	420
12-19.	ESM Influence <del>ERROR</del> Pin Set/Status Register 4 (ESMIEPSR4) Field Descriptions .....	421
12-20.	ESM Influence <del>ERROR</del> Pin Clear/Status Register 4 (ESMIEPCR4) Field Descriptions .....	421
12-21.	ESM Interrupt Enable Set/Status Register 4 (ESMIESR4) Field Descriptions.....	422
12-22.	ESM Interrupt Enable Clear/Status Register 4 (ESMIECR4) Field Descriptions .....	422

12-23.	ESM Interrupt Level Set/Status Register 4 (ESMILSR4) Field Descriptions .....	423
12-24.	ESM Interrupt Level Clear/Status Register 4 (ESMILCR4) Field Descriptions .....	423
12-25.	ESM Status Register 4 (ESMSR4) Field Descriptions .....	424
13-1.	RTI Registers .....	437
13-2.	RTI Global Control Register (RTIGCTRL) Field Descriptions .....	438
13-3.	RTI Timebase Control Register (RTITBCTRL) Field Descriptions .....	439
13-4.	RTI Capture Control Register (RTICAPCTRL) Field Descriptions .....	440
13-5.	RTI Compare Control Register (RTICOMPCTRL) Field Descriptions .....	441
13-6.	RTI Free Running Counter 0 Register (RTIFRC0) Field Descriptions .....	442
13-7.	RTI Up Counter 0 Register (RTIUC0) Field Descriptions .....	442
13-8.	RTI Compare Up Counter 0 Register (RTICPUC0) Field Descriptions .....	443
13-9.	RTI Capture Free Running Counter 0 Register (RTICAFRC0) Field Descriptions .....	443
13-10.	RTI Capture Up Counter 0 Register (RTICAUC0) Field Descriptions .....	444
13-11.	RTI Free Running Counter 1 Register (RTIFRC1) Field Descriptions .....	444
13-12.	RTI Up Counter 1 Register (RTIUC1) Field Descriptions .....	445
13-13.	RTI Compare Up Counter 1 Register (RTICPUC1) Field Descriptions .....	446
13-14.	RTI Capture Free Running Counter 1 Register (RTICAFRC1) Field Descriptions .....	447
13-15.	RTI Capture Up Counter 1 Register (RTICAUC1) Field Descriptions .....	447
13-16.	RTI Compare 0 Register (RTICOMP0) Field Descriptions .....	448
13-17.	RTI Update Compare 0 Register (RTIUDCP0) Field Descriptions .....	448
13-18.	RTI Compare 1 Register (RTICOMP1) Field Descriptions .....	449
13-19.	RTI Update Compare 1 Register (RTIUDCP1) Field Descriptions .....	449
13-20.	RTI Compare 2 Register (RTICOMP2) Field Descriptions .....	450
13-21.	RTI Update Compare 2 Register (RTIUDCP2) Field Descriptions .....	450
13-22.	RTI Compare 3 Register (RTICOMP3) Field Descriptions .....	451
13-23.	RTI Update Compare 3 Register (RTIUDCP3) Field Descriptions .....	451
13-24.	RTI Timebase Low Compare Register (RTITBLCOMP) Field Descriptions .....	452
13-25.	RTI Timebase High Compare Register (RTITBHCOMP) Field Descriptions .....	452
13-26.	RTI Set Interrupt Control Register (RTISETINTENA) Field Descriptions .....	453
13-27.	RTI Clear Interrupt Control Register (RTICLEARINTENA) Field Descriptions .....	455
13-28.	RTI Interrupt Flag Register (RTIINTFLAG) Field Descriptions .....	457
13-29.	Digital Watchdog Control Register (RTIDWDCTRL) Field Descriptions .....	458
13-30.	Digital Watchdog Preload Register (RTIDWDPRLD) Field Descriptions .....	459
13-31.	Watchdog Status Register (RTIWDSTATUS) Field Descriptions .....	460
13-32.	RTI Watchdog Key Register (RTIDWDKEY) Field Descriptions .....	461
13-33.	Example of a WDKEY Sequence .....	461
13-34.	RTI Watchdog Down Counter Register (RTIDWDCNTR) Field Descriptions .....	462
13-35.	Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL) Field Descriptions .....	462
13-36.	Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL) Field Descriptions .....	463
14-1.	CRC Modes in Which DMA Request and Counter Logic are Active or Inactive .....	472
14-2.	Modes in Which Interrupt Condition Can Occur .....	473
14-3.	Interrupt Offset Mapping .....	476
14-4.	CRC Control Registers .....	480
14-5.	CRC Global Control Register 0 (CRC_CTRL0) Field Descriptions .....	481
14-6.	CRC Global Control Register 1 (CRC_CTRL1) Field Descriptions .....	481
14-7.	CRC Global Control Register 2 (CRC_CTRL2) Field Descriptions .....	482
14-8.	CRC Interrupt Enable Set Register (CRC_INTS) Field Descriptions .....	483
14-9.	CRC Interrupt Enable Reset Register (CRC_INTR) Field Descriptions .....	486
14-10.	CRC Interrupt Status Register (CRC_STATUS) Field Descriptions .....	489

14-11. CRC Interrupt Offset (CRC_INT_OFFSET_REG) Field Descriptions .....	490
14-12. CRC Busy Register (CRC_BUSY) Field Descriptions .....	491
14-13. CRC Pattern Counter Preload Register 1 (CRC_PCOUNT_REG1) Field Descriptions .....	491
14-14. CRC Sector Counter Preload Register 1 (CRC_SCOUNT_REG1) Field Descriptions .....	492
14-15. CRC Current Sector Register 1 (CRC_CURSEC_REG1) Field Descriptions .....	492
14-16. CRC Channel 1 Watchdog Timeout Preload Register A (CRC_WDTOPLD1) Field Descriptions .....	493
14-17. CRC Channel 1 Block Complete Timeout Preload Register B (CRC_BCTOPLD1) Field Descriptions .....	493
14-18. Channel 1 PSA Signature Low Register (PSA_SIGREGL1) Field Descriptions .....	494
14-19. Channel 1 PSA Signature High Register (PSA_SIGREGH1) Field Descriptions .....	494
14-20. Channel 1 CRC Value Low Register (CRC_REGL1) Field Descriptions .....	494
14-21. Channel 1 CRC Value High Register (CRC_REGH1) Field Descriptions .....	495
14-22. Channel 1 PSA Sector Signature Low Register (PSA_SECSIGREGL1) Field Descriptions .....	495
14-23. Channel 1 PSA Sector Signature High Register (PSA_SECSIGREGH1) Field Descriptions .....	495
14-24. Channel 1 Raw Data Low Register (RAW_DATAREGL1) Field Descriptions .....	496
14-25. Channel 1 Raw Data High Register (RAW_DATAREGH1) Field Descriptions .....	496
14-26. CRC Pattern Counter Preload Register 2 (CRC_PCOUNT_REG2) Field Descriptions .....	496
14-27. CRC Sector Counter Preload Register 2 (CRC_SCOUNT_REG2) Field Descriptions .....	497
14-28. CRC Current Sector Register 2 (CRC_CURSEC_REG2) Field Descriptions .....	497
14-29. CRC Channel 2 Watchdog Timeout Preload Register A (CRC_WDTOPLD2) Field Descriptions .....	498
14-30. CRC Channel 2 Block Complete Timeout Preload Register B (CRC_BCTOPLD2) Field Descriptions .....	498
14-31. Channel 2 PSA Signature Low Register (PSA_SIGREGL2) Field Descriptions .....	499
14-32. Channel 2 PSA Signature High Register (PSA_SIGREGH2) Field Descriptions .....	499
14-33. Channel 2 CRC Value Low Register (CRC_REGL2) Field Descriptions .....	499
14-34. Channel 2 CRC Value High Register (CRC_REGH2) Field Descriptions .....	500
14-35. Channel 2 PSA Sector Signature Low Register (PSA_SECSIGREGL2) Field Descriptions .....	500
14-36. Channel 2 PSA Sector Signature High Register (PSA_SECSIGREGH2) Field Descriptions .....	500
14-37. Channel 2 Raw Data Low Register (RAW_DATAREGL2) Field Descriptions .....	501
14-38. Channel 2 Raw Data High Register (RAW_DATAREGH2) Field Descriptions .....	501
14-39. Data Bus Selection Register Field Descriptions .....	502
15-1. VIM Control Register Summary .....	518
15-2. Interrupt Vector Table Parity Flag Register (PARFLG) Field Descriptions .....	519
15-3. Interrupt Vector Table Parity Control Register (PARCTL) Field Descriptions .....	519
15-4. Address Parity Error Register (PARERR) Field Descriptions .....	520
15-5. Fall Back Address Parity Error Register (FBPARERR) Field Descriptions .....	520
15-6. Interrupt Dispatch .....	521
15-7. IRQ Index Offset Vector Register (IRQINDEX) Field Descriptions .....	522
15-8. FIQ Index Offset Vector Register (FIQINDEX) Field Descriptions .....	522
15-9. FIQ/IRQ Program Control Registers[0] (FIRQPR[0]) Field Descriptions .....	523
15-10. Pending Interrupt Read Registers[0] (INTREQ[0]) Field Descriptions .....	524
15-11. Interrupt Enable Set Register[0] (REQENASET[0]) Field Descriptions .....	525
15-12. Request Enable Clear Register (REQENACLR) Field Descriptions .....	526
15-13. Wake-Up Enable Set Registers[0] (WAKEENASET[0]) Field Descriptions .....	527
15-14. Wake-Up Enable Clear Registers[0] (WAKEENACLR[0]) Field Descriptions .....	528
15-15. IRQ Interrupt Vector Register (IRQVECREG) Field Descriptions .....	529
15-16. FIQ Interrupt Vector Register (FIQVECREG) Field Descriptions .....	529
15-17. Capture Event Register (CAPEVT) Field Descriptions .....	530
15-18. Interrupt Control Registers Organization .....	531
15-19. Interrupt Control Registers[0:31] (CHANCTL[0:15]) Field Descriptions .....	531
16-1. Arbitration According to Priority Queues and Priority Schemes .....	541

16-2.	Maximum Number of DMA Transactions per Channel in Non-Bypass Mode.....	548
16-3.	Maximum Number of DMA Transactions per Channel in Bypass Mode.....	548
16-4.	Control Packet RAM .....	551
16-5.	Control Packet RAM .....	551
16-6.	Parity RAM.....	551
16-7.	DMA Control Registers.....	552
16-8.	Control Packet Memory Map .....	554
16-9.	Global Control Register (GCTRL) Field Descriptions .....	555
16-10.	Channel Pending Register (PEND) Field Descriptions .....	556
16-11.	DMA Status Register (DMASTAT) Field Descriptions .....	556
16-12.	HW Channel Enable Set and Status Register (HWCHENAS) Field Descriptions .....	557
16-13.	HW Channel Enable Reset and Status Register (HWCHENAR) Field Descriptions.....	557
16-14.	SW Channel Enable Set and Status Register (SWCHENAS) Field Descriptions .....	558
16-15.	SW Channel Enable Reset and Status Register (SWCHENAR) Field Descriptions .....	559
16-16.	Channel Priority Set Register (CHPRIOS) Field Descriptions .....	559
16-17.	Channel Priority Reset Register (CHPRIOR) Field Descriptions .....	560
16-18.	Global Channel Interrupt Enable Set Register (GCHIENAS) Field Descriptions .....	560
16-19.	Global Channel Interrupt Enable Reset Register (GCHIENAR) Field Descriptions .....	561
16-20.	DMA Request Assignment Register 0 (DREQASI0) Field Descriptions .....	562
16-21.	DMA Request Assignment Register 1 (DREQASI1) Field Descriptions .....	563
16-22.	DMA Request Assignment Register 2 (DREQASI2) Field Descriptions .....	564
16-23.	DMA Request Assignment Register 3 (DREQASI3) Field Descriptions .....	565
16-24.	Port Assignment Register 0 (PAR0) Field Descriptions .....	566
16-25.	Port Assignment Register 1 (PAR1) Field Descriptions .....	567
16-26.	FTC Interrupt Mapping Register (FTCMAP) Field Descriptions .....	568
16-27.	LFS Interrupt Mapping Register (LFSMAP) Field Descriptions .....	568
16-28.	HBC Interrupt Mapping Register (HBCMAP) Field Descriptions .....	569
16-29.	BTC Interrupt Mapping Register (BTCMAP) Field Descriptions .....	569
16-30.	BER Interrupt Mapping Register (BERMAP) Field Descriptions.....	570
16-31.	FTC Interrupt Enable Set (FTCINTENAS) Field Descriptions .....	570
16-32.	FTC Interrupt Enable Reset (FTCINTENAR) Field Descriptions .....	571
16-33.	LFS Interrupt Enable Set (LFSINTENAS) Field Descriptions .....	571
16-34.	LFS Interrupt Enable Reset (LFSINTENAR) Field Descriptions .....	572
16-35.	HBC Interrupt Enable Set (HBCINTENAS) Field Descriptions.....	572
16-36.	HBC Interrupt Enable Reset (HBCINTENAR) Field Descriptions .....	573
16-37.	BTC Interrupt Enable Reset (BTCINTENAS) Field Descriptions .....	573
16-38.	BTC Interrupt Enable Reset (BTCINTENAR) Field Descriptions .....	574
16-39.	Global Interrupt Flag Register (GINTFLAG) Field Descriptions .....	574
16-40.	FTC INTERRUPT FLAG Register (FTCFLAG) Field Descriptions .....	575
16-41.	LFS Interrupt Flag Register (LFSFLAG) Field Descriptions .....	575
16-42.	HBC Interrupt Flag (HBCFLAG) Field Descriptions .....	576
16-43.	BTC Interrupt Flag Register (BTCFLAG) Field Descriptions .....	576
16-44.	BER Interrupt Flag Register (BERFLAG) Field Descriptions.....	577
16-45.	FTCA Interrupt Channel Offset Register (FTCAOFFSET) Field Descriptions .....	577
16-46.	LFSA Interrupt Channel Offset Register (LFSAOFFSET) Field Descriptions .....	578
16-47.	HBCA Interrupt Channel Offset Register (HBCAOFFSET) Field Descriptions .....	578
16-48.	BTCA Interrupt Channel Offset Register (BTCAOFFSET) Field Descriptions .....	579
16-49.	BERA Interrupt Channel Offset Register (BERAOFFSET) Field Descriptions.....	579
16-50.	FTCB Interrupt Channel Offset Register (FTCBOFFSET) Field Descriptions .....	580

16-51. LFSB Interrupt Channel Offset Register (LFSBOFFSET) Field Descriptions .....	580
16-52. HBCB Interrupt Channel Offset Register (HBCBOFFSET) Field Descriptions .....	581
16-53. BTCB Interrupt Channel Offset Register (BTCBOFFSET) Field Descriptions .....	581
16-54. BERB Interrupt Channel Offset Register (BERBOFFSET) Field Descriptions.....	582
16-55. Port Control Register (PTCTRL) Field Descriptions .....	583
16-56. RAM Test Control (RTCTRL) Field Descriptions .....	584
16-57. Debug Control (DCTRL) Field Descriptions .....	584
16-58. Watch Point Register (WPR) Field Descriptions .....	585
16-59. Watch Mask Register (WMR) Field Descriptions .....	585
16-60. Port B Active Channel Source Address Register (PBACDADDR) Field Descriptions .....	586
16-61. Port B Active Channel Destination Address Register (PBACDADDR) Field Descriptions .....	587
16-62. Port B Active Channel Transfer Count Register (PBACTC) Field Descriptions .....	587
16-63. Parity Control Register (DMAPCR) Field Descriptions.....	588
16-64. DMA Parity Error Address Register (DMAPAR) Field Descriptions .....	589
16-65. DMA Memory Protection Control Register (DMAMPCTRL) Field Descriptions.....	590
16-66. DMA Memory Protection Status Register (DMAMPST) Field Descriptions .....	592
16-67. DMA Memory Protection Region 0 Start Address Register (DMAMPR0S) Field Descriptions .....	593
16-68. DMA Memory Protection Region 0 End Address Register (DMAMPR0E)] Field Descriptions .....	593
16-69. DMA Memory Protection Region 1 Start Address Register (DMAMPR1S) Field Descriptions .....	594
16-70. DMA Memory Protection Region 1 End Address Register (DMAMPR1E) Field Descriptions .....	594
16-71. DMA Memory Protection Region 2 Start Address Register (DMAMPR2S) Field Descriptions .....	595
16-72. DMA Memory Protection Region 2 End Address Register (DMAMPR2E) Field Descriptions .....	595
16-73. DMA Memory Protection Region 3 Start Address Register (DMAMPR3S) Field Descriptions .....	596
16-74. DMA Memory Protection Region 3 End Address Register (DMAMPR3E) Field Descriptions .....	596
16-75. Initial Source Address (ISADDR) Field Descriptions .....	597
16-76. Initial Destination Address Register (IDADDR) Field Descriptions .....	598
16-77. Initial Transfer Count Register (ITCOUNT) Field Descriptions.....	598
16-78. Channel Control Register (CHCTRL) Field Descriptions .....	599
16-79. Element Index Offset Register (EIOFF) Field Descriptions .....	600
16-80. Frame Index Offset Register (FIOFF) Field Descriptions.....	600
16-81. Current Source Address Register (CSADDR) Field Descriptions .....	601
16-82. Current Destination Address Register (CDADDR) Field Descriptions .....	601
16-83. Current Transfer Count Register (CTCOUNT) Field Descriptions.....	602
17-1. EMIF Pins Used to Access Both SDRAM and Asynchronous Memories.....	606
17-2. EMIF Pins Specific to SDRAM .....	607
17-3. EMIF Pins Specific to Asynchronous Memory .....	607
17-4. EMIF SDRAM Commands .....	608
17-5. Truth Table for SDRAM Commands .....	608
17-6. 16-bit EMIF Address Pin Connections .....	610
17-7. Description of the SDRAM Configuration Register (SDCR) .....	611
17-8. Description of the SDRAM Refresh Control Register (SDRCR) .....	611
17-9. Description of the SDRAM Timing Register (SDTIMR) .....	612
17-10. Description of the SDRAM Self Refresh Exit Timing Register (SDSRETR).....	612
17-11. SDRAM LOAD MODE REGISTER Command.....	613
17-12. Refresh Urgency Levels.....	614
17-13. Mapping from Logical Address to EMIF Pins for 16-bit SDRAM .....	619
17-14. Normal Mode vs. Select Strobe Mode .....	620
17-15. Description of the Asynchronous <i>m</i> Configuration Register (CE <i>n</i> CFG) .....	622
17-16. Description of the Asynchronous Wait Cycle Configuration Register (AWCC) .....	623

17-17. Description of the EMIF Interrupt Mask Set Register (INTMSKSET) .....	624
17-18. Description of the EMIF Interrupt Mast Clear Register (INTMSKCLR) .....	624
17-19. Asynchronous Read Operation in Normal Mode .....	624
17-20. Asynchronous Write Operation in Normal Mode.....	626
17-21. Asynchronous Read Operation in Select Strobe Mode .....	628
17-22. Asynchronous Write Operation in Select Strobe Mode .....	630
17-23. Interrupt Monitor and Control Bit Fields.....	633
17-24. External Memory Interface (EMIF) Registers .....	638
17-25. Module ID Register (MIDR) Field Descriptions .....	638
17-26. Asynchronous Wait Cycle Configuration Register (AWCCR) Field Descriptions .....	639
17-27. SDRAM Configuration Register (SDCR) Field Descriptions .....	640
17-28. SDRAM Refresh Control Register (SDRCR) Field Descriptions.....	641
17-29. Asynchronous <i>n</i> Configuration Register (CE <i>n</i> CFG) Field Descriptions .....	642
17-30. SDRAM Timing Register (SDTIMR) Field Descriptions.....	643
17-31. SDRAM Self Refresh Exit Timing Register (SDSRETR) Field Descriptions .....	644
17-32. EMIF Interrupt Raw Register (INTRAW) Field Descriptions.....	645
17-33. EMIF Interrupt Mask Register (INTMSK) Field Descriptions .....	646
17-34. EMIF Interrupt Mask Set Register (INTMSKSET) Field Descriptions .....	647
17-35. EMIF Interrupt Mask Clear Register (INTMSKCLR) Field Descriptions .....	648
17-36. Page Mode Control Register (PMCR) Field Descriptions .....	649
17-37. SR Field Value For the EMIF to K4S641632H-TC(L)70 Interface.....	650
17-38. SDTIMR Field Calculations for the EMIF to K4S641632H-TC(L)70 Interface .....	652
17-39. RR Calculation for the EMIF to K4S641632H-TC(L)70 Interface.....	653
17-40. RR Calculation for the EMIF to K4S641632H-TC(L)70 Interface.....	653
17-41. SDCR Field Values For the EMIF to K4S641632H-TC(L)70 Interface .....	654
17-42. AC Characteristics for a Read Access .....	655
17-43. AC Characteristics for a Write Access .....	655
18-1. POM Registers .....	661
18-2. POM Global Control Register (POMGLBCTRL) Field Descriptions .....	662
18-3. POM Revision ID (POMREV) Field Descriptions .....	663
18-4. POM Clock Gate Control Register (POMCLKCTRL) Field Descriptions .....	663
18-5. POM Status Register (POMFLG) Field Descriptions.....	664
18-6. POM Program Region Start Address Register x (POMPROGSTARTx) Field Descriptions .....	665
18-7. POM Overlay Region Start Address Register x (POMOVLSTARTx) Field Descriptions .....	665
18-8. POM Region Size Register x (POMREGSIZEx) Field Descriptions.....	666
18-9. POM Integration Control Register (POMITCTRL) Field Descriptions .....	666
18-10. POM Claim Set Register (POMCLAIMSET) Field Descriptions .....	667
18-11. POM Claim Clear Register (POMCLAIMCLR) Field Descriptions .....	668
18-12. POM Lock Access Register (POMLOCKACCESS) Field Descriptions .....	669
18-13. POM Lock Status Register (POMLOCKSTATUS) Field Descriptions .....	669
18-14. POM Authentication Status Register (POMAUTHSTATUS) Field Descriptions .....	669
18-15. POM Device ID Register (POMDEVID) Field Descriptions.....	670
18-16. POM Device Type Register (POMDEVTYPE) Field Descriptions .....	670
18-17. POM Peripheral ID 4 Register (POMPERIPHERALID4) Field Descriptions .....	671
18-18. POM Peripheral ID 5 Register (POMPERIPHERALID5) Field Descriptions .....	671
18-19. POM Peripheral ID 6 Register (POMPERIPHERALID6) Field Descriptions .....	672
18-20. POM Peripheral ID 7 Register (POMPERIPHERALID7) Field Descriptions .....	672
18-21. POM Peripheral ID 0 Register (POMPERIPHERALID0) Field Descriptions .....	673
18-22. POM Peripheral ID 1 Register (POMPERIPHERALID1) Field Descriptions .....	673

18-23. POM Peripheral ID 2 Register (POMPERIPHERALID2) Field Descriptions .....	674
18-24. POM Peripheral ID 3 Register (POMPERIPHERALID3) Field Descriptions .....	674
18-25. POM Component ID 0 Register (POMCOMPONENTID0) Field Descriptions .....	675
18-26. POM Component ID 1 Register (POMCOMPONENTID1) Field Descriptions .....	675
18-27. POM Component ID 2 Register (POMCOMPONENTID2) Field Descriptions .....	676
18-28. POM Component ID 3 Register (POMCOMPONENTID3) Field Descriptions .....	676
19-1. ADC Groups' Operating Mode Control and Status Registers .....	688
19-2. Calibration Reference Voltages <sup>†</sup> .....	696
19-3. Self-Test Reference Voltages <sup>†</sup> .....	699
19-4. Determination of ADC Input Channel Condition .....	700
19-5. Output Buffer and Pull Control Behavior for ADx.EVT as GPIO Pins .....	705
19-6. ADC Registers Summary .....	706
19-7. ADC Reset Control Register (ADRSTCR) Field Descriptions.....	708
19-8. ADC Operating Mode Control Register (ADOPMODECR) Field Descriptions .....	708
19-9. ADC Clock Control Register (ADCLOCKCR) Field Descriptions .....	710
19-10. ADC Calibration Mode Control Register (ADCALCR) Field Descriptions .....	710
19-11. ADC Event Group Operating Mode Control Register (ADEVMODECR) Field Descriptions .....	712
19-12. ADC Group1 Operating Mode Control Register (ADG1MODECR) Field Descriptions .....	714
19-13. ADC Group 2 Operating Mode Control Register (ADG2MODECR) Field Descriptions .....	716
19-14. ADC Event Group Trigger Source Select Register (ADEVSRC) Field Descriptions .....	718
19-15. ADC Group1 Trigger Source Select Register (ADG1SRC) Field Descriptions .....	719
19-16. ADC Group2 Trigger Source Select Register (ADG2SRC) Field Descriptions .....	720
19-17. ADC Event Group Interrupt Enable Control Register (ADEVINTENA) Field Descriptions .....	721
19-18. ADC Group1 Interrupt Enable Control Register (ADG1INTENA) Field Descriptions .....	722
19-19. ADC Group2 Interrupt Enable Control Register (ADG2INTENA) Field Descriptions .....	723
19-20. ADC Event Group Interrupt Flag Register (ADEVINTFLG) Field Descriptions .....	724
19-21. ADC Group1 Interrupt Flag Register (ADG1INTFLG) Field Descriptions .....	725
19-22. ADC Group2 Interrupt Flag Register (ADG2INTFLG) Field Descriptions .....	726
19-23. ADC Event Group Threshold Interrupt Control Register (ADEVTHRINTCR) Field Descriptions.....	727
19-24. ADC Group1 Threshold Interrupt Control Register (ADG1THRINTCR) Field Descriptions .....	727
19-25. ADC Group2 Threshold Interrupt Control Register (ADG2THRINTCR) Field Descriptions .....	728
19-26. ADC Event Group DMA Control Register (ADEVDMACR) Field Descriptions .....	729
19-27. ADC Group1 DMA Control Register (ADG1DMACR) Field Descriptions.....	730
19-28. ADC Group2 DMA Control Register (ADG2DMACR) Field Descriptions.....	731
19-29. ADC Results Memory Configuration Register (ADBNDCR) Field Descriptions .....	732
19-30. ADC Results Memory Size Configuration Register (ADBNDEND) Field Descriptions.....	733
19-31. ADC Event Group Sampling Time Configuration Register (ADEVSAMP) Field Descriptions .....	734
19-32. ADC Group1 Sampling Time Configuration Register (ADG1SAMP) Field Descriptions .....	734
19-33. ADC Group2 Sampling Time Configuration Register (ADG2SAMP) Field Descriptions .....	735
19-34. ADC Event Group Status Register (ADEVSR) Field Descriptions .....	736
19-35. ADC Group1 Status Register (ADG1SR) Field Descriptions.....	737
19-36. ADC Group2 Status Register (ADG2SR) Field Descriptions.....	738
19-37. ADC Event Group Channel Select Register (ADEVSEL) Field Descriptions .....	739
19-38. ADC Group1 Channel Select Register (ADG1SEL) Field Descriptions.....	740
19-39. ADC Group2 Channel Select Register (ADG2SEL) Field Descriptions.....	741
19-40. ADC Calibration and Error Offset Correction Register (ADCALR) Field Descriptions .....	742
19-41. ADC State Machine Status Register (ADSMSTATE) Field Descriptions .....	742
19-42. ADC Channel Last Conversion Value Register (ADLASTCONV) Field Descriptions .....	743
19-43. ADC Event Group Results' FIFO Register (ADEVBUFFER) Field Descriptions.....	744

19-44. ADC Group1 Results FIFO Register (ADG1BUFFER) Field Descriptions .....	745
19-45. ADC Group2 Results FIFO Register (ADG2BUFFER) Field Descriptions .....	746
19-46. ADC ADEVT Pin Direction Control Register (ADEVTDIR) Field Descriptions .....	747
19-47. ADC ADEVT Pin Output Value Control Register (ADEVTOUT) Field Descriptions .....	748
19-48. ADC ADEVT Pin Input Value Register (ADEVTIN) Field Descriptions .....	748
19-49. ADC ADEVT Pin Set Register (ADEVTSET) Field Descriptions .....	749
19-50. ADC ADEVT Pin Clear Register (ADEVTCLR) Field Descriptions .....	749
19-51. ADC ADEVT Pin Open Drain Enable Register (ADEVTPDR) Field Descriptions .....	750
19-52. ADC ADEVT Pin Pull Control Disable Register (ADEVTPDIS) Field Descriptions.....	750
19-53. ADC ADEVT Pin Pull Control Select Register (ADEVTPSEL) Field Descriptions .....	751
19-54. ADC Event Group Sample Cap Discharge Control Register (ADEVSAMPDISEN) Field Descriptions.....	751
19-55. ADC Group1 Sample Cap Discharge Control Register (ADG1SAMPDISEN) Field Descriptions.....	752
19-56. ADC Group2 Sample Cap Discharge Control Register (ADG2SAMPDISEN) Field Descriptions .....	753
19-57. ADC Magnitude Compare Interrupt Control Registers (ADMAGINTxCR) Field Descriptions .....	754
19-58. ADC Magnitude Compare Mask Register (ADMAGINTxMASK) Field Descriptions .....	755
19-59. ADC Magnitude Compare Interrupt Enable Set Register (ADMAGINTENASET) Field Descriptions.....	755
19-60. ADC Magnitude Compare Interrupt Enable Clear Register (ADMAGINTENACLR) Field Descriptions .....	756
19-61. ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG) Field Descriptions .....	756
19-62. ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF) Field Descriptions .....	757
19-63. ADC Event Group FIFO Reset Control Register (ADEVFIFORESETCR) Field Descriptions .....	757
19-64. ADC Group1 FIFO Reset Control Register (ADG1FIFORESETCR) Field Descriptions .....	758
19-65. ADC Group2 FIFO Reset Control Register (ADG2FIFORESETCR) Field Descriptions .....	758
19-66. ADC Event Group RAM Write Address Register (ADEVRAMWRADDR) Field Descriptions .....	759
19-67. ADC Group1 RAM Write Address Register (ADG1RAMWRADDR) Field Descriptions .....	759
19-68. ADC Group2 RAM Write Address Register (ADG2RAMWRADDR) Field Descriptions .....	760
19-69. ADC Parity Control Register (ADPARCR) Field Descriptions.....	760
19-70. ADC Parity Error Address Register (ADPARADDR) Field Descriptions .....	761
19-71. ADC Power-Up Delay Control Register (ADPWRUPDLYCTRL) Field Descriptions .....	761
20-1. N2HET RAM Base Addresses .....	772
20-2. N2HET RAM Bank Structure .....	773
20-3. Pin Safe State Upon Parity Error Detection .....	774
20-4. N2HET Parity Bit Mapping .....	774
20-5. Prescale Factor Register Encoding.....	776
20-6. Interpretation of the 7-Bit HR Data Field .....	777
20-7. Edge Detection Input Timing for Loop Resolution Instructions .....	786
20-8. Edge Detection Input Timing for High Resolution Instructions.....	786
20-9. Input Buffer, Output Buffer and Pull Control Behavior .....	791
20-10. N2HET Pin Disable Feature .....	792
20-11. Pulse Length Examples for Suppression Filter .....	793
20-12. Interrupt Sources and Corresponding Offset Values in Registers HETOFFx .....	793
20-13. N2HET Registers .....	801
20-14. Global Configuration Register (HETGCR) Field Descriptions.....	802
20-15. Prescale Factor Register (HETPFR) Field Descriptions .....	803
20-16. N2HET Current Address (HETADDR) Field Descriptions .....	804
20-17. Offset Index Priority Level 1 Register (HETOFF1) Field Descriptions .....	804
20-18. Interrupt Offset Encoding Format .....	805
20-19. Offset Index Priority Level 2 Register (HETOFF2) Field Descriptions .....	805
20-20. Interrupt Enable Set Register (HETINTENAS) Field Descriptions .....	806
20-21. NHET Interrupt Enable Clear (HETINTENAC) Field Descriptions.....	806

20-22. Exception Control Register 1 (HETEXC1) Field Descriptions.....	807
20-23. Exception Control Register 2 (HETEXC2) Field Descriptions.....	808
20-24. Interrupt Priority Register (HETPRY) Field Descriptions .....	809
20-25. Interrupt Flag Register (HETFLG) Field Descriptions .....	809
20-26. AND Share Control Register (HETAND) Field Descriptions .....	810
20-27. HR Share Control Register (HETHRSH) Field Descriptions .....	811
20-28. XOR Share Control Register (HETXOR) Field Descriptions .....	812
20-29. Request Enable Set Register (HETREQENS) Field Descriptions .....	813
20-30. Request Enable Clear Register (HETREQENC) Field Descriptions .....	813
20-31. Request Destination Select Register (HETREQDS) Field Descriptions .....	814
20-32. N2HET Direction Register (HETDIR) Field Descriptions .....	815
20-33. N2HET Data Input Register (HETDIN) Field Descriptions .....	816
20-34. N2HET Data Output Register (HETDOUT) Field Descriptions .....	816
20-35. N2HET Data Set Register (HETDSET) Field Descriptions .....	817
20-36. N2HET Data Clear Register (HETDCLR) Field Descriptions .....	817
20-37. N2HET Open Drain Register (HETPDR) Field Descriptions .....	818
20-38. N2HET Pull Disable Register (HETPULDIS) Field Descriptions.....	818
20-39. N2HET Pull Select Register (HETPSL) Field Descriptions.....	819
20-40. Parity Control Register (HETPCR) Field Descriptions .....	820
20-41. Parity Address Register (HETPAR) Field Descriptions .....	821
20-42. Parity Pin Register (HETPPR) Field Descriptions .....	822
20-43. Known State on Parity Error.....	822
20-44. Suppression Filter Preload Register (HETSFPRLD) Field Descriptions.....	823
20-45. Suppression Filter Enable Register (HETSFENA) Field Descriptions .....	823
20-46. Loop Back Pair Select Register (HETLBSEL) Field Descriptions .....	824
20-47. Loop Back Pair Direction Register (HETLBDIR) Field Descriptions.....	825
20-48. NHET Pin Disable Register (HETPINDIS) Field Descriptions .....	825
20-49. Instruction Summary.....	826
20-50. FLAGS Generated by Instruction .....	827
20-51. Interrupt Capable Instructions .....	827
20-52. Arithmetic / Bitwise Logic Sub-Opcodes .....	839
20-53. Source Operand Choices .....	839
20-54. Destination Operand Choices .....	839
20-55. Shift Encoding .....	840
20-56. Execution Time for ADC, ADD, AND, OR, SBB, SUB, XOR Instructions .....	840
20-57. Move Types for ADM32 .....	845
20-58. Edge Select Encoding for APCNT .....	848
20-59. Branch Condition Encoding for BR .....	851
20-60. DADM64 Control Field Description .....	856
20-61. Event Encoding Format for ECNT .....	863
20-62. Magnitude Compare Order for MCMP .....	865
20-63. Move Type Encoding Selection .....	868
20-64. MOV64 Control Field Descriptions .....	872
20-65. Comparison Type Encoding Format .....	872
20-66. Counter Type Encoding Format .....	875
20-67. Comparison Type Encoding Format .....	881
20-68. RADM64 Control Field Descriptions .....	881
20-69. Step Width Encoding for SCNT .....	887
20-70. SHIFT MODE Encoding Format .....	890

20-71. SHIFT Condition Encoding .....	890
20-72. Event Encoding Format for WCAP .....	893
20-73. Event Encoding Format for WCAPE .....	895
21-1. CPENA / TMBx Priority Rules .....	904
21-2. Triggered Control Packets .....	907
21-3. DCP RAM .....	909
21-4. DCP Parity RAM .....	910
21-5. Field Addresses of the WCAP, ECNT, PCNT Example .....	911
21-6. 32-Bit-Transfer of Data Fields .....	912
21-7. Destination Buffer Values .....	912
21-8. 64-Bit-Transfer of Control Field and Data Fields .....	912
21-9. Destination Buffer Values .....	912
21-10. Control Register Mapping .....	914
21-11. Global Control Register (HTU GC) Field Descriptions .....	915
21-12. Control Packet Enable Register (HTU CPENA) Field Descriptions .....	916
21-13. CPENA Write Results .....	916
21-14. CPENA Read Results .....	916
21-15. Control Packet (CP) Busy Register 0 (HTU BUSY0) Field Descriptions .....	917
21-16. Control Packet (CP) Busy Register 1 (HTU BUSY1) Field Descriptions .....	918
21-17. Control Packet (CP) Busy Register 2 (HTU BUSY2) Field Descriptions .....	918
21-18. Control Packet (CP) Busy Register 3 (HTU BUSY3) Field Descriptions .....	919
21-19. Active Control Packet and Error Register (HTU ACPE) Field Descriptions .....	919
21-20. Request Lost and Bus Error Control Register (HTU RLBECTRL) Field Descriptions .....	921
21-21. Buffer Full Interrupt Enable Set Register (HTU BFINTS) Field Descriptions .....	922
21-22. Buffer Full Interrupt Enable Clear Register (HTU BFINTC) Field Descriptions .....	922
21-23. Interrupt Mapping Register (HTU INTMAP) Field Descriptions .....	923
21-24. Interrupt Offset Register 0 (HTU INTOFF0) Field Descriptions .....	924
21-25. Interrupt Offset Register 1 (HTU INTOFF1) Field Descriptions .....	925
21-26. Buffer Initialization Mode Register (HTU BIM) Field Descriptions .....	926
21-27. Buffer Initialization .....	926
21-28. Request Lost Flag Register (HTU RLOSTFL) Field Descriptions .....	928
21-29. Buffer Full Interrupt Flag Register (HTU BFINTFL) Field Descriptions .....	928
21-30. BER Interrupt Flag Register (HTU BERINTFL) Field Descriptions .....	929
21-31. Memory Protection 1 Start Address Register (HTU MP1S) Field Descriptions .....	930
21-32. Memory Protection 1 End Address Register (HTU MP1E) Field Descriptions .....	930
21-33. Debug Control Register (HTU DCTRL) Field Descriptions .....	931
21-34. Watch Point Register (HTU WPR) Field Descriptions .....	932
21-35. Watch Mask Register (HTU WMR) Field Descriptions .....	932
21-36. Module Identification Register (HTU ID) Field Descriptions .....	933
21-37. Parity Control Register (HTU PCR) Field Descriptions .....	934
21-38. Parity Address Register (HTU PAR) Field Descriptions .....	935
21-39. Memory Protection Control and Status Register (HTU MPCS) Field Descriptions .....	936
21-40. Memory Protection 0 Start address Register (HTU MP0S) Field Descriptions .....	938
21-41. Memory Protection End Address Register (HTU MP0E) Field Descriptions .....	938
21-42. Double Control Packet Memory Map .....	939
21-43. Initial Full Address A Register (HTU IFADDRA) Field Descriptions .....	940
21-44. Initial Full Address B Register (HTU IFADDRB) Field Descriptions .....	940
21-45. Initial NHET Address and Control Register (HTU IHADDRCT) Field Descriptions .....	941
21-46. Initial Transfer Count Register (HTU ITCOUNT) Field Descriptions .....	942

21-47. Current Full Address A Register (HTU CFADDRA) Field Descriptions .....	943
21-48. Current Full Address B Register (HTU CFADDRB) Field Descriptions .....	944
21-49. Initial Transfer Count Register (HTU CFCOUNT) Field Descriptions .....	945
21-50. Application Examples for Setting the Transfer Modes of CP A and B of a DCP .....	946
22-1. GIO Control Registers Summary .....	955
22-2. GIO Global Control Register (GIOGCR0) Field Descriptions .....	956
22-3. GIO Interrupt Detect Register (GIOINTDET) Field Descriptions.....	957
22-4. GIO Interrupt Polarity Register (GIOPOL) Field Descriptions.....	958
22-5. GIO Interrupt Enable Set Register (GIOENASET) Field Descriptions .....	959
22-6. GIO Interrupt Enable Clear Register (GIOENACLR) Field Descriptions.....	960
22-7. GIO Interrupt Priority Register (GIOLVLSET) Field Descriptions.....	961
22-8. GIO Interrupt Priority Register (GIOLVLCLR) Field Descriptions.....	962
22-9. GIO Interrupt Flag Register (GIOFLG) Field Descriptions.....	963
22-10. GIO Offset 1 Register (GIOOFF1) Field Descriptions.....	964
22-11. GIO Offset 2 Register (GIOOFF2) Field Descriptions.....	965
22-12. GIO Emulation 1 Register (GIOEMU1) Field Descriptions .....	966
22-13. GIO Emulation 2 Register (GIOEMU2) Field Descriptions .....	967
22-14. GIO Data Direction Registers [A-H][7:0] (GIODIR[A-H][7:0]) Field Descriptions .....	968
22-15. GIO Data Input Registers [A-H][7:0] (GIODIN[A-H][7:0]) Field Descriptions .....	968
22-16. GIO Data Output Registers [A-H][7:0] (GIODOUT[A-H][7:0]) Field Descriptions .....	969
22-17. GIO Data Set Registers [A-H][7:0] (GIODSET[A-H][7:0]) Field Descriptions .....	969
22-18. GIO Data Clear Registers [A-H][7:0] (GIODCLR[A-H][7:0]) Field Descriptions.....	970
22-19. GIO Open Drain Registers [A-H][7:0] (GIOPDR[A-H][7:0]) Field Descriptions .....	970
22-20. GIO Pull Disable Registers [A-H][7:0] (GIOPULDIS[A-H][7:0]) Field Descriptions .....	971
22-21. GIO Pull Select Registers [A-H][7:0] (GIOPSL[A-H][7:0]) Field Descriptions .....	971
22-22. Output Buffer, and Pull Control Behavior for GIO Pins .....	972
23-1. FlexRay Address Range Table .....	978
23-2. FlexRay Transfer Unit Event Trigger Conditions .....	983
23-3. Error Modes of the POC (Degradation Model) .....	992
23-4. State Transitions of Communication Controller Overall State Machine .....	994
23-5. State Transitions WAKEUP .....	998
23-6. Definition of Cycle Set .....	1007
23-7. Examples for Valid Cycle Sets .....	1007
23-8. Channel Filtering Configuration .....	1008
23-9. Scan of Message RAM .....	1014
23-10. Assignment of Input Buffer Command Mask Bits .....	1017
23-11. Assignment of Input Buffer Command Request bits .....	1017
23-12. Assignment of Output Buffer Command Mask Bits .....	1019
23-13. Assignment of Output Buffer Command Request Bits .....	1019
23-14. Module Interrupt Flags and Interrupt Line Enable .....	1031
23-15. Transfer Unit Register Summary .....	1033
23-16. Global Static Number 0 (GSN0) Field Descriptions .....	1035
23-17. Global Static Number 1 (GSN1) Field Descriptions .....	1035
23-18. Global Control Set/Reset (GCS/R) Field Descriptions.....	1037
23-19. Transfer Status Current Buffer (TSCB) Field Descriptions.....	1039
23-20. Last Transferred Buffer to Communication Controller (LTBCC) Field Descriptions .....	1040
23-21. Last Transferred Buffer to System Memory (LTBSM) Field Descriptions .....	1040
23-22. Transfer Base Address (TBA) Field Descriptions .....	1041
23-23. Next Transfer Base Address (NTBA) Field Descriptions .....	1041

23-24. Base Address of Mirrored Status (BAMS) Field Descriptions .....	1042
23-25. Start Address of Memory Protection (SAMP) Field Descriptions .....	1042
23-26. End Address of Memory Protection (EAMP) Field Descriptions .....	1043
23-27. Transfer to System Memory Occurred 1 (TSMO1) Field Descriptions .....	1044
23-28. Transfer to System Memory Occurred 2 (TSMO2) Field Descriptions .....	1044
23-29. Transfer to System Memory Occurred 3 (TSMO3) Field Descriptions .....	1045
23-30. Transfer to System Memory Occurred 4 (TSMO4) Field Descriptions .....	1045
23-31. (Transfer to Communication Controller Occurred 1 (TCCO1) Field Descriptions .....	1046
23-32. (Transfer to Communication Controller Occurred 2 (TCCO2) Field Descriptions .....	1046
23-33. (Transfer to Communication Controller Occurred 3 (TCCO3) Field Descriptions .....	1047
23-34. (Transfer to Communication Controller Occurred 4 (TCCO4) Field Descriptions .....	1047
23-35. (Transfer Occurred Offset (TOOFF) Field Descriptions .....	1048
23-36. Parity Error Address (PEADR) Field Descriptions .....	1049
23-37. Coding of Parity Error Address .....	1049
23-38. Transfer Error Interrupt Flag (TEIF) Field Descriptions .....	1050
23-39. Transfer Error Interrupt Enable Set (TEIRES) .....	1051
23-40. Transfer Error Interrupt Enable Reset (TEIRER) .....	1052
23-41. Trigger Transfer to System Memory Set 1 (TTSMS1) Field Descriptions .....	1053
23-42. Trigger Transfer to System Memory Reset 1 (TTSMR1) Field Descriptions .....	1053
23-43. Trigger Transfer to System Memory Set 2 (TTSMS2) Field Descriptions .....	1054
23-44. Trigger Transfer to System Memory Reset 2 (TTSMR2) Field Descriptions .....	1054
23-45. Trigger Transfer to System Memory Set 3 (TTSMS3) Field Descriptions .....	1054
23-46. Trigger Transfer to System Memory Reset 3 (TTSMR3) Field Descriptions .....	1055
23-47. Trigger Transfer to System Memory Set 4 (TTSMS4) Field Descriptions .....	1055
23-48. Trigger Transfer to System Memory Reset 4 (TTSMR4) Field Descriptions .....	1055
23-49. Trigger Transfer to Communication Controller Set 1 (TTCCS1) Field Descriptions .....	1056
23-50. Trigger Transfer to Communication Controller Reset 1 (TTCCR1) Field Descriptions .....	1056
23-51. Trigger Transfer to Communication Controller Set 2 (TTCCS2) Field Descriptions .....	1057
23-52. Trigger Transfer to Communication Controller Reset 2 (TTCCR2) Field Descriptions .....	1057
23-53. Trigger Transfer to Communication Controller Set 3 (TTCCS3) Field Descriptions .....	1057
23-54. Trigger Transfer to Communication Controller Reset 3 (TTCCR3) Field Descriptions .....	1058
23-55. Trigger Transfer to Communication Controller Set 4 (TTCCS4) Field Descriptions .....	1058
23-56. Trigger Transfer to Communication Controller Reset 4 (TTCCR4) Field Descriptions .....	1058
23-57. Enable Transfer on Event to System Memory Set 1 Field Descriptions .....	1059
23-58. Enable Transfer on Event to System Memory Reset 1 (ETESMR1) Field Descriptions .....	1059
23-59. Enable Transfer on Event to System Memory Set 2 Field Descriptions .....	1060
23-60. Enable Transfer on Event to System Memory Reset 2 (ETESMR2) Field Descriptions .....	1060
23-61. Enable Transfer on Event to System Memory Set 3 Field Descriptions .....	1060
23-62. Enable Transfer on Event to System Memory Reset 3 (ETESMR3) Field Descriptions .....	1061
23-63. Enable Transfer on Event to System Memory Set 4 Field Descriptions .....	1061
23-64. Enable Transfer on Event to System Memory Reset 4 (ETESMR4) Field Descriptions .....	1061
23-65. Clear on Event to System Memory Set 1 (CESMS1) Field Descriptions .....	1062
23-66. Clear on Event to System Memory Reset 1 (CESMR1) Field Descriptions .....	1062
23-67. Clear on Event to System Memory Set 2 (CESMS2) Field Descriptions .....	1063
23-68. Clear on Event to System Memory Reset 2 (CESMR2) Field Descriptions .....	1063
23-69. Clear on Event to System Memory Set 3 (CESMS3) Field Descriptions .....	1063
23-70. Clear on Event to System Memory Reset 3 (CESMR3) Field Descriptions .....	1064
23-71. Clear on Event to System Memory Set 4 (CESMS4) Field Descriptions .....	1064
23-72. Clear on Event to System Memory Reset 4 (CESMR4) Field Descriptions .....	1064

23-73. Transfer to System Memory Interrupt Enable Set 1 (TSMIES1) Field Descriptions .....	1065
23-74. Transfer to System Memory Interrupt Enable Reset 1 (TSMIER1) Field Descriptions .....	1065
23-75. Transfer to System Memory Interrupt Enable Set 2 (TSMIES2) Field Descriptions .....	1066
23-76. Transfer to System Memory Interrupt Enable Reset 2 (TSMIER2) Field Descriptions .....	1066
23-77. Transfer to System Memory Interrupt Enable Set 3 (TSMIES3) Field Descriptions .....	1066
23-78. Transfer to System Memory Interrupt Enable Reset 3 (TSMIER3) Field Descriptions .....	1067
23-79. Transfer to System Memory Interrupt Enable Set 4 (TSMIES4) Field Descriptions .....	1067
23-80. Transfer to System Memory Interrupt Enable Reset 4 (TSMIER4) Field Descriptions .....	1067
23-81. Transfer to Communication Controller Interrupt Enable Set 1 (TCCIES1) Field Descriptions .....	1068
23-82. Transfer to Communication Controller Interrupt Enable Reset 1 (TCCIER1) Field Descriptions .....	1068
23-83. Transfer to Communication Controller Interrupt Enable Set 2 (TCCIES2) Field Descriptions .....	1069
23-84. Transfer to Communication Controller Interrupt Enable Reset 2 (TCCIER2) Field Descriptions .....	1069
23-85. Transfer to Communication Controller Interrupt Enable Set 3 (TCCIES3) Field Descriptions .....	1070
23-86. Transfer to Communication Controller Interrupt Enable Reset 3 (TCCIER3) Field Descriptions .....	1070
23-87. Transfer to Communication Controller Interrupt Enable Set 4 (TCCIES4) Field Descriptions .....	1071
23-88. Transfer to Communication Controller Interrupt Enable Reset 4 (TCCIER4) Field Descriptions .....	1071
23-89. Transfer Configuration RAM (TCR) Field Descriptions .....	1072
23-90. Parity Information in TCR Parity Test Mode Field Descriptions .....	1073
23-91. Communication Controller Register Map .....	1075
23-92. Test Register 1 (TEST1) Field Descriptions .....	1078
23-93. Test Register 2 (TEST2) Field Descriptions .....	1082
23-94. Lock Register (LCK) Field Descriptions .....	1084
23-95. Error Interrupt Register (EIR) Field Descriptions .....	1085
23-96. Status Interrupt Register (SIR) Field Descriptions .....	1087
23-97. Error Interrupt Line Select Register (EILS) Field Descriptions .....	1090
23-98. Status Interrupt Line Select Register (SILS) Field Descriptions .....	1092
23-99. Error Interrupt Set/Reset Register (EIES, EIER) Field Descriptions .....	1094
23-100. Status Interrupt Enable Set/Reset Register (SIES, SIER) Field Descriptions .....	1096
23-101. Interrupt Line Enable Register (ILE) Field Descriptions .....	1098
23-102. Timer 0 Configuration Register (T0C) Field Descriptions .....	1099
23-103. Timer 1 Configuration Register (T1C) Field Descriptions .....	1100
23-104. Stop Watch Register 1 (STPW1) Field Descriptions .....	1101
23-105. Stop Watch Register 2 (STPW2) Field Descriptions .....	1102
23-106. SUC Configuration Register 1 (SUCC1) Field Descriptions .....	1103
23-107. SUC Configuration Register 2 (SUCC2) Field Descriptions .....	1107
23-108. SUC Configuration Register 3 (SUCC3) Field Descriptions .....	1108
23-109. NEM Configuration Register (NEMC) Field Descriptions .....	1108
23-110. PRT Configuration Register 1 (PRTC1) Field Descriptions .....	1109
23-111. PRT Configuration Register 2 (PRTC2) Field Descriptions .....	1110
23-112. MHD Configuration Register (MHDC) Field Descriptions .....	1111
23-113. GTU Configuration Register 1 (GTUC1) Field Descriptions .....	1111
23-114. GTU Configuration Register 2 (GTUC2) Field Descriptions .....	1112
23-115. GTU Configuration Register 3 (GTUC3) Field Descriptions .....	1113
23-116. GTU Configuration Register 4 (GTUC4) Field Descriptions .....	1114
23-117. GTU Configuration Register 5 (GTUC5) Field Descriptions .....	1114
23-118. GTU Configuration Register 6 (GTUC6) Field Descriptions .....	1115
23-119. GTU Configuration Register 7 (GTUC7) Field Descriptions .....	1115
23-120. GTU Configuration Register 8 (GTUC8) Field Descriptions .....	1116
23-121. GTU Configuration Register 9 (GTUC9) Field Descriptions .....	1116

---

23-122. GTU Configuration Register 10 (GTUC10) Field Descriptions .....	1117
23-123. GTU Configuration Register 11 (GTUC11) Field Descriptions .....	1118
23-124. Communication Controller Status Vector Register (CCSV) Field Descriptions .....	1119
23-125. Communication Controller Error Vector Register (CCEV) Field Descriptions .....	1121
23-126. Slot Counter Vector Register (SCV) Field Descriptions .....	1122
23-127. Macrotick and Cycle Counter Register (MTCCV) Field Descriptions .....	1122
23-128. Rate Correction Value Register (RCV) Field Descriptions .....	1123
23-129. Offset Correction Value Register (OCV) Field Descriptions .....	1123
23-130. Sync Frame Status Register (SFS) Field Descriptions .....	1124
23-131. Symbol Window and NIT Status Register (SWNIT) Field Descriptions .....	1125
23-132. Aggregated Channel Status Register (ACS) Field Descriptions .....	1126
23-133. Even Sync ID Register [1...15] (ESIDn) Field Descriptions .....	1128
23-134. Odd Sync ID Register [1...15] (OSIDn) Field Descriptions .....	1129
23-135. Assignment of Data Bytes to Network Management Vector .....	1130
23-136. Message RAM Configuration Register (MRC) Field Descriptions .....	1131
23-137. Buffer Configuration .....	1132
23-138. FIFO Rejection Filter Register (FRF) Field Descriptions .....	1133
23-139. FIFO Rejection Filter Mask Register (FRFM) Field Descriptions .....	1134
23-140. FIFO Critical Level Register (FCL) Field Descriptions .....	1134
23-141. Message Handler Status (MHDS) Field Descriptions .....	1135
23-142. Last Dynamic Transmit Slot (LDTs) Field Descriptions .....	1136
23-143. FIFO Status Register (FSR) Field Descriptions .....	1137
23-144. Message Handler Constraint Flags (MHDF) Field Descriptions .....	1138
23-145. Transmission Request Register (TXRQ1/2/3/4) Field Description .....	1140
23-146. New Data Register (NDAT1/2/3/4) Field Descriptions .....	1141
23-147. Message Buffer Status Changed Register (MBSC1/2/3/4) Field Descriptions .....	1142
23-148. Core Release Register (CREL) Field Descriptions .....	1143
23-149. Release Coding .....	1143
23-150. Endian Register (ENDN) Field Descriptions .....	1143
23-151. Write Data Section Register [1...64] (WRDSn) Field Descriptions .....	1144
23-152. Write Header Section Register 1 (WRHS1) Field Descriptions .....	1145
23-153. Channel Filter Control Bit Descriptions .....	1146
23-154. Write Header Section Register 2 (WRHS2) Field Descriptions .....	1146
23-155. Write Header Section Register 3 (WRHS3) Field Descriptions .....	1147
23-156. Input Buffer Command Mask Register (IBCM) Field Descriptions .....	1148
23-157. Input Buffer Command Request Register (IBCR) Field Descriptions .....	1149
23-158. Read Data Section Register (RDDSn) Field Descriptions .....	1150
23-159. Read Header Section Register 1 (RDHS1) Field Descriptions .....	1151
23-160. Read Header Section Register 2 (RDHS2) Field Descriptions .....	1152
23-161. Read Header Section Register 3 (RDHS3) Field Descriptions .....	1153
23-162. Message Buffer Status Register (MBS) Field Descriptions .....	1154
23-163. Output Buffer Command Mask Register (MBS) Field Descriptions .....	1157
23-164. Output Buffer Command Mask Register (OBCR) Field Descriptions .....	1158
23-165. Assignment of FlexRay Configuration Parameters .....	1161
24-1. Parameters of the CAN Bit Time .....	1167
24-2. Message Object Field Descriptions .....	1174
24-3. Message RAM Addressing in Debug/Suspend and RDA mode .....	1176
24-4. Message Interface Register Sets 1 and 2 .....	1178
24-5. Message Interface Register 3 .....	1180

24-6. DCAN Control Registers.....	1199
24-7. CAN Control Register Field Descriptions.....	1201
24-8. Error and Status Register Field Descriptions .....	1203
24-9. Error Counter Register Field Descriptions .....	1205
24-10. Bit Timing Register Field Descriptions.....	1206
24-11. Interrupt Register Field Descriptions.....	1207
24-12. Test Register Field Descriptions.....	1208
24-13. Parity Error Code Register Field Descriptions .....	1209
24-14. Auto-Bus-On Time Register Field Descriptions .....	1210
24-15. Transmission Request Registers Field Descriptions.....	1211
24-16. New Data Registers Field Descriptions.....	1213
24-17. Interrupt Pending Registers Field Descriptions.....	1215
24-18. Message Valid Registers Field Descriptions.....	1217
24-19. Interrupt Multiplexer Registers Field Descriptions.....	1218
24-20. IF1/IF2 Command Register Field Descriptions .....	1220
24-21. IF1/IF2 Mask Register Field Descriptions .....	1222
24-22. IF1/IF2 Arbitration Register Field Descriptions .....	1223
24-23. IF1/IF2 Message Control Register Field Descriptions .....	1224
24-24. IF3 Observation Register Field Descriptions.....	1227
24-25. IF3 Mask Register Field Descriptions.....	1229
24-26. IF3 Arbitration Register Field Descriptions .....	1230
24-27. IF3 Message Control Register Field Descriptions .....	1231
24-28. IF3 Update Control Register Field Descriptions .....	1233
24-29. CAN TX IO Control Register Field Descriptions.....	1234
24-30. CAN RX IO Control Register Field Descriptions .....	1235
25-1. Pin Configurations .....	1240
25-2. Clocking Modes .....	1247
25-3. Pin Mapping for SIMO Pin with MSB First .....	1254
25-4. Pin Mapping for SOMI Pin with MSB First .....	1254
25-5. Pin Mapping for SIMO Pin with LSB First .....	1255
25-6. Pin Mapping for SOMI Pin with LSB First .....	1255
25-7. SPI Registers .....	1268
25-8. SPI Global Control Register 0 (SPIGCR0) Field Descriptions.....	1269
25-9. SPI Global Control Register 1 (SPIGCR1) Field Descriptions.....	1270
25-10. SPI Interrupt Register (SPIINT0) Field Descriptions .....	1271
25-11. SPI Interrupt Level Register (SPILVL) Field Descriptions.....	1273
25-12. SPI Flag Register (SPIFLG) Field Descriptions .....	1274
25-13. SPI Pin Control (SPIPC0) Field Descriptions .....	1277
25-14. SPI Pin Control Register (SPIPC1) Field Descriptions .....	1278
25-15. SPI Pin Control Register 2 (SPIPC2) Field Descriptions.....	1280
25-16. SPI Pin Control Register 3 (SPIPC3) Field Descriptions .....	1281
25-17. SPI Pin Control Register 4 (SPIPC4) Field Descriptions .....	1282
25-18. SPI Pin Control Register 5 (SPIPC5) Field Descriptions .....	1284
25-19. SPI Pin Control Register 6 (SPIPC6) Field Descriptions .....	1286
25-20. SPI Pin Control Register 7 (SPIPC7) Field Descriptions .....	1287
25-21. SPI Pin Control Register 8 (SPIPC8) Field Descriptions .....	1288
25-22. SPI Transmit Data Register 0 (SPIDAT0) Field Descriptions .....	1289
25-23. SPI Transmit Data Register 1 (SPIDAT1) Field Descriptions .....	1290
25-24. SPI Receive Buffer Register (SPIBUF) Field Descriptions.....	1291

25-25. SPI Emulation Register (SPIEMU) Field Descriptions .....	1293
25-26. SPI Delay Register (SPIDELAY) Field Descriptions .....	1293
25-27. SPI Default Chip Select Register (SPIDEF) Field Descriptions .....	1296
25-28. SPI Data Format Registers (SPIFMT[3:0]) Field Descriptions .....	1297
25-29. Transfer Group Interrupt Vector 0 (INTVECT0) .....	1299
25-30. Transfer Group Interrupt Vector 1 (INTVECT1) .....	1300
25-31. SPI Parallel/Modulo Mode Control Register (SPIPMCTRL) Field Descriptions .....	1302
25-32. Multi-buffer Mode Enable Register (MIBSPIE) Field Descriptions .....	1304
25-33. TG Interrupt Enable Set Register (TGITENST) Field Descriptions .....	1305
25-34. TG Interrupt Enable Clear Register (TGITENCR) Field Descriptions .....	1306
25-35. Transfer Group Interrupt Level Set Register (TGITLVST) Field Descriptions .....	1307
25-36. Transfer Group Interrupt Level Clear Register (TGITLVCR) Field Descriptions .....	1308
25-37. Transfer Group Interrupt Level Clear Register (TGITLVCR) Field Descriptions .....	1309
25-38. Tick Count Register (TICKCNT) Field Descriptions .....	1310
25-39. Last TG End Pointer (LTGPEND) Field Descriptions .....	1311
25-40. TG Control Registers (TGxCTRL) Field Descriptions .....	1312
25-41. DMA Channel Control Register (DMAxCTRL) Field Descriptions .....	1315
25-42. MibSPI DMAxCOUNT Register (ICOUNT) Field Descriptions .....	1317
25-43. MibSPI DMA Large Count Register (DMACNTLEN) Field Descriptions .....	1318
25-44. Multi-buffer RAM Uncorrectable Parity Error Control Register (UERRCTRL) Field Descriptions .....	1318
25-45. Multi-buffer RAM Uncorrectable Parity Error Status Register (UERRSTAT) Field Descriptions .....	1319
25-46. RXRAM Uncorrectable Parity Error Address Register (UERRADDR1) Field Descriptions .....	1320
25-47. TXRAM Uncorrectable Parity Error Address Register (UERRADDR0) Field Descriptions .....	1321
25-48. RXRAM Overrun Buffer Address Register (RXOVRN_BUF_ADDR) Field Descriptions .....	1322
25-49. I/O-Loopback Test Control Register (IOLPBKTSTCR) Field Descriptions .....	1323
25-50. SPI Extended Prescale Register 1 (EXTENDED_PRESCALE1) Field Descriptions .....	1325
25-51. SPI Extended Prescale Register 2 (EXTENDED_PRESCALE2) Field Descriptions .....	1327
25-52. Multi-buffer RAM Register Summary .....	1330
25-53. Multi-buffer RAM Transmit Data Register Field Descriptions .....	1331
25-54. Multi-buffer Receive Buffer Register Field Descriptions .....	1333
25-55. Timing Parameters of SPI/MibSPI Pins in Master Mode .....	1341
25-56. Timing Parameters of SPI/MibSPI Pins in Slave Mode .....	1343
26-1. Superfractional Bit Modulation for SCI Mode (Normal Configuration) .....	1352
26-2. Superfractional Bit Modulation for SCI Mode (Maximum Configuration) .....	1353
26-3. SCI Mode (Minimum Configuration) .....	1353
26-4. SCI/LIN Interrupts .....	1360
26-5. Response Length Info Using IDBYTE Field Bits [5:4] for LIN Standards Earlier than 1.3 .....	1367
26-6. Response Length with SCIFORMAT[18:16] Programming .....	1367
26-7. Superfractional Bit Modulation for LIN Master Mode and Slave Mode .....	1369
26-8. Timeout Values in $T_{bit}$ Units .....	1376
26-9. SCI/LIN Control Registers .....	1388
26-10. SCI Global Control Register 0 (SCIGCR0) Field Descriptions .....	1389
26-11. SCI Global Control Register 1 (SCIGCR1) Field Descriptions .....	1390
26-12. SCI Receiver Status Flags .....	1393
26-13. SCI Transmitter Status Flags .....	1393
26-14. SCI Global Control Register 2 (SCIGCR2) Field Descriptions .....	1394
26-15. SCI Set Interrupt Register (SCISETINT) Field Descriptions .....	1395
26-16. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions .....	1398
26-17. SCI Set Interrupt Level Register (SCISETINTLVL) Field Descriptions .....	1401

26-18. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions.....	1404
26-19. SCI Flags Register (SCIFLR) Field Descriptions.....	1407
26-20. SCI Interrupt Vector Offset 0 (SCIINTVECT0) Field Descriptions .....	1414
26-21. SCI Interrupt Vector Offset 1 (SCIINTVECT1) Field Descriptions .....	1414
26-22. SCI Format Control Register (SCIFORMAT) Field Descriptions .....	1415
26-23. Baud Rate Selection Register (BRS) Field Descriptions .....	1416
26-24. Comparative Baud Values for Different P Values, Asynchronous Mode.....	1417
26-25. Receiver Emulation Data Buffer (SCIED) Field Descriptions .....	1417
26-26. Receiver Data Buffer (SCIRD) Field Descriptions .....	1418
26-27. Transmit Data Buffer Register (SCITD) Field Descriptions .....	1419
26-28. SCI Pin I/O Control Register 0 (SCIPIO0) Field Descriptions .....	1419
26-29. SCI Pin I/O Control Register 1 (SCIPIO1) Field Descriptions .....	1420
26-30. LINTX Pin Control .....	1420
26-31. LINRX Pin Control .....	1420
26-32. SCI Pin I/O Control Register 2 (SCIPIO2) Field Descriptions .....	1421
26-33. SCI Pin I/O Control Register 3 (SCIPIO3) Field Descriptions .....	1422
26-34. SCI Pin I/O Control Register 4 (SCIPIO4) Field Descriptions .....	1423
26-35. SCI Pin I/O Control Register 5 (SCIPIO5) Field Descriptions .....	1424
26-36. SCI Pin I/O Control Register 6 (SCIPIO6) Field Descriptions .....	1425
26-37. SCI Pin I/O Control Register 7 (SCIPIO7) Field Descriptions .....	1426
26-38. SCI Pin I/O Control Register 8 (SCIPIO8) Field Descriptions .....	1426
26-39. LIN Compare Register (LINCOMPARE) Field Descriptions .....	1427
26-40. LIN Receive Buffer 0 Register (LINRD0) Field Descriptions.....	1428
26-41. LIN Receive Buffer 1 Register (RD1) Field Descriptions.....	1428
26-42. LIN Mask Register (LINMASK) Field Descriptions .....	1429
26-43. LIN Identification Register (LINID) Field Descriptions .....	1430
26-44. LIN Transmit Buffer 0 Register (LINTD0) Field Descriptions .....	1431
26-45. LIN Transmit Buffer 1 Register (LINTD1) Field Descriptions .....	1431
26-46. Maximum Baud Rate Selection Register (MBRS) Field Descriptions .....	1432
26-47. Input/Output Error Enable Register (IODFTCTRL) Field Descriptions .....	1433
26-48. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins .....	1436
27-1. SCI Interrupts .....	1447
27-2. DMA and Interrupt Requests in Multiprocessor Modes .....	1448
27-3. SCI Control Registers Summary .....	1452
27-4. SCI Global Control Register 0 (SCIGCR0) Fied Descriptions .....	1453
27-5. SCI Global Control Register 1 (SCIGCR1) Field Descriptions .....	1454
27-6. SCI Set Interrupt Register (SCISETINT) Field Descriptions .....	1457
27-7. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions.....	1459
27-8. SCI Set Interrupt Level Register (SCISETINTLVL) Field Descriptions .....	1461
27-9. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions.....	1462
27-10. SCI Flags Register (SCIFLR) Field Descriptions.....	1464
27-11. SCI Receiver Status Flags .....	1467
27-12. SCI Transmitter Status Flags .....	1467
27-13. SCI Interrupt Vector Offset 0 (SCIINTVECT0) Field Descriptions .....	1468
27-14. SCI Interrupt Vector Offset 1 (SCIINTVECT1) Field Descriptions .....	1468
27-15. SCI Format Control Register (SCIFORMAT) Field Descriptions .....	1469
27-16. Baud Rate Selection Register (BRS) Field Descriptions .....	1470
27-17. Comparative Baud Values for Different P Values, Asynchronous Mode .....	1470
27-18. Receiver Emulation Data Buffer (SCIED) Field Descriptions .....	1471

27-19. Receiver Data Buffer (SCIRD) Field Descriptions .....	1471
27-20. Transmit Data Buffer Register (SCITD) Field Descriptions .....	1472
27-21. SCI Pin I/O Control Register 0 (SCIPIO0) Field Descriptions .....	1472
27-22. SCI Pin I/O Control Register 1 (SCIPIO1) Field Descriptions .....	1473
27-23. SCITX Pin Control .....	1473
27-24. SCIRX Pin Control .....	1473
27-25. SCI Pin I/O Control Register 2 (SCIPIO2) Field Descriptions .....	1474
27-26. SCI Pin I/O Control Register 3 (SCIPIO3) Field Descriptions .....	1475
27-27. SCI Pin I/O Control Register 4 (SCIPIO4) Field Descriptions .....	1476
27-28. SCI Pin I/O Control Register 5 (SCIPIO5) Field Descriptions .....	1477
27-29. SCI Pin I/O Control Register 6 (SCIPIO6) Field Descriptions .....	1478
27-30. SCI Pin I/O Control Register 7 (SCIPIO7) Field Descriptions .....	1479
27-31. SCI Pin I/O Control Register 8 (SCIPIO8) Field Descriptions .....	1479
27-32. Input/Output Error Enable Register (IODFTCTRL) Field Descriptions .....	1480
27-33. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins .....	1483
28-1. Ways to Generate a NACK Bit .....	1492
28-2. Interrupt Requests Generated by I2C Module .....	1497
28-3. I2C Control Register Summary .....	1500
28-4. I2C Own Address Manager Register (I2COAR) Field Descriptions .....	1501
28-5. Correct Mode for Bits OA:9:0 .....	1501
28-6. I2C Interrupt Mask Register (I2CIMR) Field Descriptions .....	1502
28-7. I2C Status Register (I2CSTR) Field Descriptions .....	1503
28-8. I2C Clock Divider Low Register (I2CCKL) Field Descriptions .....	1506
28-9. I2C Clock Control High Register (I2CCKH) Field Descriptions .....	1506
28-10. I2C Data Count Register (I2CCNT) Field Descriptions .....	1507
28-11. I2C Data Receive Register (I2CDRR) Field Descriptions .....	1507
28-12. I2C Slave Address Register (I2CSAR) Field Descriptions .....	1508
28-13. Correct Modes for Bits SA(9–0) .....	1508
28-14. I2C Data Transmit Register (I2CDXR) Field Descriptions .....	1508
28-15. I2C Mode Register (I2CMDR) Field Descriptions .....	1509
28-16. I2C Module Condition, Bus Activity, and Mode .....	1511
28-17. I2C Module Operating Modes .....	1511
28-18. Number of Bits Sent on Bus .....	1511
28-19. I2C Interrupt Vector Register (I2CIVR) Field Descriptions .....	1513
28-20. Interrupt Codes for INTCODE Bit .....	1513
28-21. I2C Extended Mode Register (I2CEMDR) Field Descriptions .....	1514
28-22. I2C Prescale Register (I2CPSC) Field Descriptions .....	1514
28-23. I2C Peripheral ID Register 1 (I2CPID1) Field Descriptions .....	1515
28-24. I2C Peripheral ID Register 2 (I2CPID2) Field Descriptions .....	1515
28-25. I2C DMA Control Register (I2CDMACR) Field Descriptions .....	1516
28-26. I2C Pin Function Register (I2CPFNC) Field Descriptions .....	1516
28-27. I2C Pin Direction Register (I2CPDIR) Field Descriptions .....	1517
28-28. I2C Data Input Register (I2CDIN) Field Descriptions .....	1517
28-29. I2C Data Output Register (I2CDOUT) Field Descriptions .....	1518
28-30. I2C Data Set Register (I2CDSET) Field Descriptions .....	1518
28-31. I2C Data Clear Register (I2CDSET) Field Descriptions .....	1519
28-32. I2C Pin Open Drain Register (I2CPDR) Field Descriptions .....	1519
28-33. I2C Pull Disable Register (I2CPDIS) Field Descriptions .....	1520
28-34. I2C Pull Select Register (I2CPSEL) Field Descriptions .....	1520

28-35. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins .....	1521
28-36. I2C Pins Slew Rate Select Register (I2CSRS) Field Descriptions.....	1521
29-1. EMAC and MDIO Signals for MII Interface.....	1528
29-2. EMAC and MDIO Signals for RMII Interface.....	1529
29-3. MDIO Multiplexing Control .....	1530
29-4. MII / RMII Multiplexing Control.....	1530
29-5. Ethernet Frame Description .....	1531
29-6. Basic Descriptor Description .....	1533
29-7. Receive Frame Treatment Summary .....	1558
29-8. Middle of Frame Overrun Treatment.....	1559
29-9. Emulation Control .....	1569
29-10. EMAC Control Module Registers .....	1570
29-11. EMAC Control Module Revision ID Register (REVID) Field Descriptions .....	1571
29-12. EMAC Control Module Software Reset Register (SOFTRESET) .....	1571
29-13. EMAC Control Module Interrupt Control Register (INTCONTROL).....	1572
29-14. EMAC Control Module Receive Threshold Interrupt Enable Register (C0RXTHRESHEN) .....	1573
29-15. EMAC Control Module Receive Interrupt Enable Register (C0RXEN) .....	1574
29-16. EMAC Control Module Transmit Interrupt Enable Register (C0TXEN).....	1575
29-17. EMAC Control Module Miscellaneous Interrupt Enable Register (C0MISCEN).....	1576
29-18. EMAC Control Module Receive Threshold Interrupt Status Register (C0RXTHRESHSTAT).....	1577
29-19. EMAC Control Module Receive Interrupt Status Register (C0RXSTAT).....	1578
29-20. EMAC Control Module Transmit Interrupt Status Register (C0TXSTAT) .....	1579
29-21. EMAC Control Module Miscellaneous Interrupt Status Register (C0MISCSTAT) .....	1580
29-22. EMAC Control Module Receive Interrupts Per Millisecond Register (C0RXIMAX).....	1581
29-23. EMAC Control Module Transmit Interrupts Per Millisecond Register (C0TXIMAX) .....	1582
29-24. Management Data Input/Output (MDIO) Registers .....	1583
29-25. MDIO Revision ID Register (REVID) Field Descriptions .....	1583
29-26. MDIO Control Register (CONTROL) Field Descriptions .....	1584
29-27. PHY Acknowledge Status Register (ALIVE) Field Descriptions.....	1585
29-28. PHY Link Status Register (LINK) Field Descriptions .....	1585
29-29. MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW) Field Descriptions .....	1586
29-30. MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED) Field Descriptions .....	1587
29-31. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW) Field Descriptions....	1588
29-32. MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED) Field Descriptions ...	1589
29-33. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) Field Descriptions .	1590
29-34. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) Field Descriptions .....	1591
29-35. MDIO User Access Register 0 (USERACCESS0) Field Descriptions .....	1592
29-36. MDIO User PHY Select Register 0 (USERPHYSEL0) Field Descriptions .....	1593
29-37. MDIO User Access Register 1 (USERACCESS1) Field Descriptions .....	1594
29-38. MDIO User PHY Select Register 1 (USERPHYSEL1) Field Descriptions .....	1595
29-39. Ethernet Media Access Controller (EMAC) Registers .....	1596
29-40. Transmit Revision ID Register (TXREVID) Field Descriptions .....	1599
29-41. Transmit Control Register (TXCONTROL) Field Descriptions.....	1599
29-42. Transmit Teardown Register (TXTEARDOWN) Field Descriptions.....	1600
29-43. Receive Revision ID Register (RXREVID) Field Descriptions .....	1600
29-44. Receive Control Register (RXCONTROL) Field Descriptions .....	1601
29-45. Receive Teardown Register (RXTEARDOWN) Field Descriptions .....	1601
29-46. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) Field Descriptions .....	1602

29-47. Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED)	Field Descriptions .....	1603
29-48. Transmit Interrupt Mask Set Register (TXINTMASKSET)	Field Descriptions .....	1604
29-49. Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR)	Field Descriptions .....	1605
29-50. MAC Input Vector Register (MACINVECTOR)	Field Descriptions .....	1606
29-51. MAC End Of Interrupt Vector Register (MACEOIVECTOR)	Field Descriptions .....	1607
29-52. Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW)	Field Descriptions .....	1608
29-53. Receive Interrupt Status (Masked) Register (RXINTSTATMASKED)	Field Descriptions .....	1609
29-54. Receive Interrupt Mask Set Register (RXINTMASKSET)	Field Descriptions .....	1610
29-55. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)	Field Descriptions .....	1611
29-56. MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW)	Field Descriptions .....	1612
29-57. MAC Interrupt Status (Masked) Register (MACINTSTATMASKED)	Field Descriptions .....	1612
29-58. MAC Interrupt Mask Set Register (MACINTMASKSET)	Field Descriptions .....	1613
29-59. MAC Interrupt Mask Clear Register (MACINTMASKCLEAR)	Field Descriptions .....	1613
29-60. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)	Field Descriptions .....	1614
29-61. Receive Unicast Enable Set Register (RXUNICASTSET)	Field Descriptions .....	1616
29-62. Receive Unicast Clear Register (RXUNICASTCLEAR)	Field Descriptions .....	1617
29-63. Receive Maximum Length Register (RXMAXLEN)	Field Descriptions .....	1617
29-64. Receive Buffer Offset Register (RXBUFFEROFFSET)	Field Descriptions .....	1618
29-65. Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH)	Field Descriptions .....	1618
29-66. Receive Channel $n$ Flow Control Threshold Register (RX $n$ FLOWTHRESH)	Field Descriptions .....	1619
29-67. Receive Channel $n$ Free Buffer Count Register (RX $n$ FREEBUFFER)	Field Descriptions .....	1619
29-68. MAC Control Register (MACCONTROL)	Field Descriptions .....	1620
29-69. MAC Status Register (MACSTATUS)	Field Descriptions .....	1622
29-70. Emulation Control Register (EMCONTROL)	Field Descriptions .....	1624
29-71. FIFO Control Register (FIFOCONTROL)	Field Descriptions .....	1624
29-72. MAC Configuration Register (MACCONFIG)	Field Descriptions .....	1625
29-73. Soft Reset Register (SOFTRESET)	Field Descriptions .....	1625
29-74. MAC Source Address Low Bytes Register (MACSRCADDRLO)	Field Descriptions .....	1626
29-75. MAC Source Address High Bytes Register (MACSRCADDRHI)	Field Descriptions .....	1626
29-76. MAC Hash Address Register 1 (MACHASH1)	Field Descriptions .....	1627
29-77. MAC Hash Address Register 2 (MACHASH2)	Field Descriptions .....	1627
29-78. Back Off Test Register (BOFFTEST)	Field Descriptions .....	1628
29-79. Transmit Pacing Algorithm Test Register (TPACETEST)	Field Descriptions .....	1628
29-80. Receive Pause Timer Register (RXPAUSE)	Field Descriptions .....	1629
29-81. Transmit Pause Timer Register (TXPAUSE)	Field Descriptions .....	1629
29-82. MAC Address Low Bytes Register (MACADDRLO)	Field Descriptions .....	1630
29-83. MAC Address High Bytes Register (MACADDRHI)	Field Descriptions .....	1631
29-84. MAC Index Register (MACINDEX)	Field Descriptions .....	1631
29-85. Transmit Channel $n$ DMA Head Descriptor Pointer Register (TX $n$ HDP)	Field Descriptions .....	1632
29-86. Receive Channel $n$ DMA Head Descriptor Pointer Register (RX $n$ HDP)	Field Descriptions .....	1632
29-87. Transmit Channel $n$ Completion Pointer Register (TX $n$ CP)	Field Descriptions .....	1633
29-88. Receive Channel $n$ Completion Pointer Register (RX $n$ CP)	Field Descriptions .....	1633
30-1. Encoding of Destination Bits in Trace Mode Packet Format	.....	1646
30-2. Encoding of Status Bits in Trace Mode Packet Format	.....	1646
30-3. Encoding of Write Size in Packet Format	.....	1646
30-4. Number of Clock Cycles per Packet	.....	1647
30-5. Pins Used for Data Communication	.....	1647
30-6. DMM Registers Summary	.....	1650

30-7.	DMM Global Control Register (DMMGLBCTRL) Field Descriptions .....	1651
30-8.	DMM Interrupt Set Register (DMMINTSET) Field Descriptions .....	1653
30-9.	DMM Interrupt Clear Register (DMMINTCLR) Field Descriptions .....	1657
30-10.	DMM Interrupt Level Register (DMMINTLVL) Field Descriptions .....	1662
30-11.	DMM Interrupt Flag Register (DMMINTFLG) Field Descriptions .....	1664
30-12.	DMM Interrupt Offset 1 Register (DMMOFF1) Field Descriptions .....	1668
30-13.	DMM Interrupt Offset 2 Register (DMMOFF1) Field Descriptions .....	1669
30-14.	DMM Direct Data Mode Destination Register (DMMDDMDEST) Field Descriptions .....	1670
30-15.	DMM Direct Data Mode Blocksize Register (DMMDDMBL) Field Descriptions .....	1670
30-16.	DMM Direct Data Mode Pointer Register (DMMDDMPT) Field Descriptions .....	1671
30-17.	DMM Direct Data Mode Interrupt Pointer Register (DMMINTPT) Field Descriptions .....	1671
30-18.	DMM Destination x Region 1 (DMMDESTxREG1) Field Descriptions .....	1672
30-19.	DMM Destination x Blocksize 1 (DMMDESTxBL1) Field Descriptions .....	1673
30-20.	DMM Destination x Region 2 (DMMDESTxREG2) Field Descriptions .....	1674
30-21.	DMM Destination x Blocksize 2 (DMMDESTxBL2) Field Descriptions .....	1675
30-22.	DMM Pin Control 0 (DMMPC0) Field Descriptions .....	1676
30-23.	DMM Pin Control 1 (DMMPC1) Field Descriptions .....	1677
30-24.	DMM Pin Control 2 (DMMPC2) Field Descriptions .....	1679
30-25.	DMM Pin Control 3 (DMMPC3) Field Descriptions .....	1680
30-26.	DMM Pin Control 4 (DMMPC4) Field Descriptions .....	1681
30-27.	DMM Pin Control 5 (DMMPC5) Field Descriptions .....	1683
30-28.	DMM Pin Control 6 (DMMPC6) Field Descriptions .....	1684
30-29.	DMM Pin Control 7 (DMMPC7) Field Descriptions .....	1686
30-30.	DMM Pin Control 8 (DMMPC8) Field Descriptions .....	1687
31-1.	Encoding of RAM Bits in Trace Mode Packet Format .....	1691
31-2.	Encoding of Status Bits in Trace Mode Packet Format .....	1692
31-3.	Encoding of SIZE bits in Trace Mode Packet Format .....	1692
31-4.	Encoding of REG in Trace Mode Packet Format .....	1692
31-5.	Number of Transfers/Packet .....	1692
31-6.	Module Registers .....	1698
31-7.	RTP Global Control Register (RTPGLBCTRL) Field Descriptions .....	1699
31-8.	FIFO Corresponding Addresses .....	1701
31-9.	Pins Used for Data Communication .....	1701
31-10.	RTP Trace Enable Register (RTPTRENA) Field Descriptions .....	1702
31-11.	RTP Global Status Register (RTPGSR) [offset = 08h] Field Descriptions .....	1703
31-12.	RTP RAM 1 Trace Region [1:2] Register (RTPRAM1REG[1:2]) Field Descriptions .....	1705
31-13.	RTP RAM 2 Trace Region [1:2] Register (RTPRAM2REG[1:2]) Field Descriptions .....	1706
31-14.	RTP Peripheral Trace Region [1:2] Register (RTPPERREG[1:2]) Field Descriptions .....	1707
31-15.	RTP Direct Data Mode Write Register (RTPDDMW) [offset = 2Ch] Field Descriptions .....	1708
31-16.	RTP Pin Control 0 Register (RTPPC0) [offset = 34h] Field Descriptions .....	1709
31-17.	RTP Pin Control 1 Register (RTPPC1) Field Descriptions .....	1710
31-18.	RTP Pin Control 2 Register (RTPPC2) [offset = 3Ch] Field Descriptions .....	1711
31-19.	RTP Pin Control 3 Register (RTPPC3) Field Descriptions .....	1712
31-20.	RTP Pin Control 4 Register (RTPPC4) Field Descriptions .....	1713
31-21.	RTP Pin Control 5 Register (RTPPC5) [offset = 48h] Field Descriptions .....	1714
31-22.	RTP Pin Control 6 Register (RTPPC6) Field Descriptions .....	1715
31-23.	RTP Pin Control 7 Register (RTPPC7) Field Descriptions .....	1717
31-24.	RTP Pin Control 8 Register (RTPPC8) [offset = 54h] Field Descriptions .....	1718
32-1.	ESM Signals Set by eFuse Controller .....	1720

---

32-2.	eFuse Controller Registers.....	1723
32-3.	EFC Boundary Register (EFCBOUND) Field Descriptions .....	1723
32-4.	EFC Pins Register (EFCPINS) Field Descriptions .....	1725
32-5.	EFC Error Status Register (EFCERRSTAT) Field Descriptions.....	1726
32-6.	EFC Self Test Cycles Register (EFCSTCY) Field Descriptions .....	1726
32-7.	EFC Self Test Cycles Register (EFCSTSIG) Field Descriptions .....	1727
A-1.	Revision History .....	1728

## ***Read This First***

---

---

---

### **About This Manual**

This Technical Reference Manual (TRM) details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the device.

### **Related Documentation From Texas Instruments**

For a complete listing of related documentation and development-support tools, visit the Texas Instruments website at [www.ti.com](http://www.ti.com).

## ***Introduction***

---

---

---

---

---

<b>Topic</b>		<b>Page</b>
<b>1.1</b>	<b>Designed for Safety Applications .....</b>	<b>92</b>
<b>1.2</b>	<b>Family Description .....</b>	<b>92</b>
<b>1.3</b>	<b>Endianism Considerations .....</b>	<b>95</b>

## 1.1 Designed for Safety Applications

The TMS570LS31x/21x device architecture has been designed from the ground up to simplify development of functionally safe systems. The basic architectural concept is known as a safe island approach. Power, clock, reset, and basic processing function are protected to a high level of diagnostic coverage in hardware. Some of the key features of the safe island region are:

- A dual core lockstep processing solution built around ARM® Cortex™-R4F CPU which detects failures at the core boundary on a cycle by cycle basis. Special measures in processor layout, clock distribution, power distribution, reset distribution, and temporal diversity are all implemented to mitigate common cause failures of the logical CPU and its checker.
- Hardware BIST controllers which provide an extremely high level of diagnostic coverage for the lockstep CPUs and SRAMs in the system, while executing faster and consuming less memory than equivalent software-based self-test solutions
- ECC on the SRAM and flash memories tightly coupled to the R4F. The ECC controllers are located inside the CPU. This approach has two key advantages:
  - The interconnect between CPU and the memory is also covered by the diagnostic
  - The ECC logic itself is checked on a cycle by cycle basis
- Onboard voltage and reset monitoring logic
- Onboard oscillator and PLL failure detection logic including a backup RC oscillator which can be utilized upon failure

The TMS570LS31x/21x device architecture also includes many features to simplify diagnostics of remaining logic such as:

- Continuous parity diagnostics on all peripheral memories
- Analog and digital loopback to test for shorts on I/O
- HW self-test and diagnostics on the ADC module to check integrity of both analog inputs and the ADC core conversion function
- A DMA driven hardware engine for the background calculation of CRC signatures during data transfers
- A centralized error reporting function including a status output pin to enable external monitoring of the device status

## 1.2 Family Description

The TMS570LS31x/21x integrates the ARM® Cortex™-R4F Floating Point CPU which offers an efficient 1.6 DMIPS/MHz and has configurations which can run up to 180MHz providing up to 288 DMIPS. The device supports the big-endian [BE32] format.

The TMS570LS31x/21x has up to 3MB integrated Flash and up to 256KB data RAM configurations with single bit error correction and double bit error detection. The flash memory on this device is a nonvolatile, electrically erasable and programmable memory implemented with a 64-bit-wide data bus interface. The flash operates on a 3.3V supply input (same level as I/O supply) for all read, program and erase operations. When in pipeline mode, the flash operates with a system clock frequency of up to 180MHz. The SRAM supports single-cycle read/write accesses in byte, halfword, and word modes.

The TMS570LS31x/21x device features peripherals for real-time control-based applications, including two Next Generation High End Timer (N2HET) timing coprocessors with up to 40 total IO terminals and a 12-bit A to D converter supporting up to 24 inputs.

The N2HET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The N2HET can be used for pulse width modulated outputs, capture or compare inputs, or general-purpose I/O. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses. A High End Timer Transfer Unit (HET-TU) can perform DMA type transactions to transfer N2HET data to or from main memory. A Memory Protection Unit (MPU) is built into the HET-TU.

The device has two 12-bit-resolution MibADCs with 24 total channels and 64 words of parity protected buffer RAM each. The MibADC channels can be converted individually or can be grouped by software for sequential conversion sequences. Sixteen channels are shared between the two MibADCs. There are three separate groupings. Each sequence can be converted once when triggered or configured for continuous conversion mode.

The device has multiple communication interfaces: three MibSPIs, up to two SPIs, one LIN, one SCI, three DCANs, one I<sup>2</sup>C, one Ethernet, and one FlexRay™ controller. The SPI provides a convenient method of serial interaction for high-speed communications between similar shift-register type devices. The LIN supports the Local Interconnect standard 2.0 and can be used as a UART in full-duplex mode using the standard Non-Return-to-Zero (NRZ) format. The DCAN supports the CAN 2.0B protocol standard and uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 megabit per second (Mbps). The DCAN is ideal for applications operating in noisy and harsh environments (e.g., automotive and industrial fields) that require reliable serial communication or multiplexed wiring. The FlexRay uses a dual channel serial, fixed time base multimaster communication protocol with communication rates of 10 megabits per second (Mbps) per channel. A FlexRay Transfer Unit (FTU) enables autonomous transfers of FlexRay data to and from main CPU memory. Transfers are protected by a dedicated, built-in Memory Protection Unit (MPU). The Ethernet module supports MII and MDIO interfaces.

The I<sup>2</sup>C module is a multi-master communication module providing an interface between the microcontroller and an I<sup>2</sup>C compatible device via the I<sup>2</sup>C serial bus. The I<sup>2</sup>C supports both 100 Kbps and 400 Kbps speeds.

The frequency-modulated phase-locked loop (FMPLL) clock module is used to multiply the external frequency reference to a higher frequency for internal use. The FMPLL provides one of the seven possible clock source inputs to the global clock module (GCM). The GCM module manages the mapping between the available clock sources and the device clock domains.

The device also has an external clock prescaler (ECP) module that when enabled, outputs a continuous external clock on the ECLK pin-ball. The ECLK frequency is a user-programmable ratio of the peripheral interface clock (VCLK) frequency. This low frequency output can be monitored externally as an indicator of the device operating frequency.


The Direct Memory Access Controller (DMA) has 16 channels, 32 control packets and parity protection on its memory. A Memory Protection Unit (MPU) is built into the DMA to protect memory against erroneous transfers.

The Error Signaling Module (ESM) monitors all device errors and determines whether an interrupt or external Error pin-ball is triggered when a fault is detected. The nERROR can be monitored externally as an indicator of a fault condition in the microcontroller.

The External Memory Interface (EMIF) provides a memory extension to asynchronous and synchronous memories or other slave devices.

Several interfaces are implemented to enhance the debugging capabilities of application code. In addition to the built in ARM Cortex™-R4F CoreSight™ debug features. An External Trace Macrocell (ETM) provides instruction and data trace of program execution. For instrumentation purposes, a RAM Trace Port Module (RTP) is implemented to support high-speed tracing of RAM and peripheral accesses by the CPU or any other master. A Data Modification Module (DMM) gives the ability to write external data into the device memory. Both the RTP and DMM have no or only minimum impact on the program execution time of the application code. A Parameter Overlay Module (POM) can re-route Flash accesses to internal memory or to the EMIF, thus avoiding the re-programming steps necessary for parameter updates in Flash.

With integrated safety features and a wide choice of communication and control peripherals, the TMS570LS31x/21x is an ideal solution for high performance real time control applications with safety critical requirements.

**Figure 1-1. Block Diagram**


## 1.3 Endianism Considerations



### 1.3.1 TMS570: Big Endian (BE32)

The TMS570 family is based on the ARM® Cortex™-R4F core. ARM has designed this core to be used in big-endian and little-endian systems. For the TI TMS570 family, the endianness has been configured to BE32. Big-endian systems store the most-significant byte of a multi-byte data field in the lowest memory address. Also, the address of the multi-byte data field is the lowest address. Following is an example of the physical addresses of individual bytes.

**Figure 1-2. Example: SPIDELAY – 0xFFFF7F448**

31	24	23	16
C2TDELAY[7:0]		T2CDELAY[7:0]	
Byte 3 - 0xFFFF7F448		Byte 2 - 0xFFFF7F449	
15	8	7	0
T2EDELAY[7:0]		C2EDELAY[7:0]	
Byte 1 - 0xFFFF7F44A		Byte 0 - 0xFFFF7F44B	

32-bit accesses to this register should use the lowest address, that is, 0xFFFF7F448. Writing 0x11223344 to address 0xFFFF7F448 shows the following when viewing the memory in 8-bit and 32-bit modes.



As such the headers provided as part of HALCoGen do take the endianness into account and provide header structures that are agnostic to endianness. This is achieved by using C directives for the compiler that make use of the compile options configured for the project by the user (`__little_endian__` used in Code Composer Studio codegen tools). This directive may need to be adapted for other compilers.

```
#ifdef __little_endian__
    char C2EDELAY      : 8U; /*< 0xF448: CS to ENA */
    char T2EDELAY      : 8U; /*< 0xF449: Transmit to ENA */
    char T2CDELAY      : 8U; /*< 0xF44A: Transmit to CS */
    char C2TDELAY      : 8U; /*< 0xF44B: CS to Transmit */
#else
    char C2TDELAY      : 8U; /*< 0xF448: CS to Transmit */
    char T2CDELAY      : 8U; /*< 0xF449: Transmit to CS */
    char T2EDELAY      : 8U; /*< 0xF44A: Transmit to ENA */
    char C2EDELAY      : 8U; /*< 0xF44B: CS to ENA */
#endif
```

## **Architecture**

This chapter consists of five sections. The first section describes specific aspects of the device architecture. The second section describes the clocking structure of the microcontrollers. The third section gives an overview of the device memory organization. The fourth section details exceptions on the device, and the last section describes the system and peripheral control registers of the microcontroller.

<b>Topic</b>	<b>Page</b>
<b>2.1 Introduction .....</b>	<b>97</b>
<b>2.2 Clocks .....</b>	<b>101</b>
<b>2.3 Memory Organization .....</b>	<b>109</b>
<b>2.4 Exceptions .....</b>	<b>122</b>
<b>2.5 System and Peripheral Control Registers .....</b>	<b>125</b>

## 2.1 Introduction


The TMS570LS31x/21x family of microcontrollers is based on the Texas Instruments TMS570 Architecture. This chapter describes specific aspects of the architecture as applicable to the TMS570LS31x/21x family of microcontrollers.

### 2.1.1 Architecture Block Diagram

The TMS570LS31x/21x microcontrollers are based on the TMS570 Platform architecture, which defines the interconnect between the bus masters and the bus slaves.

[Figure 2-1](#) shows a high-level architectural block diagram for the superset microcontroller.

**Figure 2-1. Architectural Block Diagram**



## 2.1.2 Definitions of Terms

Table 2-1 provides a definition of terms used in the architectural block diagram.

**Table 2-1. Definition of Terms**

Acronym/Term	Full Form	Description
ECC	Error Correction Code	This is a code that is used by the Single Error Correction Double Error Detection (SECDED) logic inside the two Cortex-R4F processors (CPUs). There are 8 bits of ECC for every 64 bits of data accessed from the CPU tightly-coupled memories (flash and RAM).
Lockstep	—	This is the mode of operation of the dual ARM Cortex-R4F CPUs. The outputs of the two CPUs are compared on each CPU clock cycle. Any miscompare is flagged as an error of the highest severity level.
DMA	Direct Memory Access	The DMA module is used for transferring 8-, 16-, 32- or 64-bit data across the entire device memory map. The DMA module is one of the bus masters on the device. That is, it can initiate a read or a write transaction.
DMM	Data Modification Module	The DMM allows a tool to use the special DMM I/O interface to modify any data value in any RAM on the device. This modification is done with minimal interruption to the application execution, and can be used for calibration of application algorithms. The DMM is also a bus master in this device.
POM	Parameter Overlay Module	The parameter overlay module redirects accesses to a programmable region in flash memory (read-only) to a RAM memory, either on-chip or via the external memory interface (EMIF). This allows a user to evaluate the impact of changing values of constants stored in the flash memory without actually having to erase and reprogram the flash. The POM is also a bus master in this device.
DAP	Debug Access Port	The DAP allows a tool such as a debugger to read from or write to any region in the device memory map. The DAP is a bus master in this device.
SCR1:AHB BMM	AMBA High-performance Bus Matrix Module	The DMA, DMM, POM and DAP all act as masters on the AMBA High-performance Bus (AHB). The BMM arbitrates between concurrent accesses by these masters using a fixed priority scheme. The modules in descending order of priority are POM → DMA → DMM → DAP.
HTUx	High-end timer Transfer Unit	The HTU is a dedicated transfer unit for the New Enhanced High-End Timer module. The HTU has a native interface to the N2HET RAM, and is used to transfer data to / from the N2HET RAM from / to another region in the device memory map. There is one HTU per N2HET module, so that there are 2 HTU modules on the device. The HTUx are bus masters in this device.
FTU	FlexRay Transfer Unit	The FTU is a dedicated transfer unit for the FlexRay communication interface controller. The FTU has a native interface to the FlexRay message RAM and is used to transfer data to / from the FlexRay message RAM from / to another region in the device memory map. The FTU is a bus master in this device.
SCR2:VBUSP SCR	VBUSP Switched Central Resource Controller	The SCR2 arbitrates between concurrent accesses by the HTUx and FTU modules. A round-robin priority scheme is used between the HTUx and FTU.
EMAC	Ethernet Media Access Controller	The EMAC has a dedicated DMA-type component that is used to transfer data to / from the EMAC descriptor memory from / to another memory in the device memory map. This DMA-type component of the EMAC is a bus master in this device.
SCR3:VBUSP SCR	VBUSP Switched Central Resource Controller	The SCR3 arbitrates between concurrent accesses by the EMAC and another module that is not available in this configuration of the device.
VBUSM SCR	VBUSM Switched Central Resource Controller	This is the main device SCR. It arbitrates between the accesses from multiple bus masters to the bus slaves using a round robin priority scheme.
CRC	Cyclic Redundancy Checker	The CRC module provides two channels to perform background signature verification on any memory region. It also supports maximum-length Parallel Signature Analysis (PDS) based on a 64-bit primitive polynomial. The CRC module is a bus slave in this device.
EEPROM Emulation Flash Bank	Emulated Electrically Erasable Programmable Read-Only Memory	This is a flash bank that is dedicated for use as an emulated EEPROM. This device supports 64KB of flash for emulated EEPROM.
SCR4: VBUSP SCR	VBUSP Switched Central Resource Controller	The SCR4 is used to decode the accesses to the bus slaves for the EMAC and EMIF modules. SCR4 is a bus slave in this device.

**Table 2-1. Definition of Terms (continued)**

Acronym/Term	Full Form	Description
EMAC slaves	Ethernet Media Access Controller slave ports	<p>There are four EMAC slaves:</p> <ol style="list-style-type: none"> <li>1. EMAC Control Module: this provides an interface between the EMAC and MDIO modules and the bus masters. It also includes 8KB of RAM to hold EMAC packet buffer descriptors.</li> <li>2. EMAC: The EMAC module interfaces to the other devices on the Ethernet Network using the Media Independent Interface (MII) or Reduced Media Independent Interface (RMII).</li> <li>3. Management Data Input / Output (MDIO): The MDIO module is used to manage the physical layer (PHY) device connected to the EMAC module.</li> <li>4. Communications Port Programming Interface (CPPI): This is the 8KB of RAM used to hold the EMAC packet buffer descriptors.</li> </ol>
EMIF slaves	External Memory Interface slave ports	<p>There are five EMIF slaves:- External SDRAM memory: EMIF chip select 0- External asynchronous memories: EMIF chip selects 2, 3 and 4- EMIF module control and status registers</p>
PCR	Peripheral Central Resource controller	<p>The PCR manages the accesses to the peripheral registers and peripheral memories. It provides a global reset for all the peripherals. It also supports the capability to selectively enable or disable the clock for each peripheral individually. The PCR also manages the accesses to the system module registers required to configure the device's clocks, interrupts, and so on. The system module registers also include status flags for indicating exception conditions – resets, aborts, errors, interrupts.</p>
ADCx	Analog-to-Digital Converter	<p>The ADC uses the Successive Approximation Register architecture. It features a selectable 10-bit or 12-bit resolution. The ADC module also includes a RAM to hold the conversion results. A digital logic wrapper manages accesses to the control and status registers. There are two ADC modules on this device.</p>
N2HETx	New Enhanced High-End Timer	<p>The N2HET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The N2HET can be used for pulse width modulated outputs, capture or compare inputs, or general-purpose I/O.</p>
GIO	General-purpose Input/Output	<p>The GIO module allows up to 16 terminals to be used as general-purpose Input or Output. Each of these are also capable of generating an interrupt to the CPU.</p>
DCANx	Controller Area Network controller	<p>The DCAN supports the CAN 2.0B protocol standard and uses a serial, multi-master communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 megabit per second (Mbps). The DCAN is ideal for applications operating in noisy and harsh environments (e.g., automotive and industrial fields) that require reliable serial communication or multiplexed wiring.</p>
LIN	Local Interconnect Network controller	<p>The LIN module supports the Local Interconnect standard revision 2.1 and can be used as a UART in full-duplex mode using the standard Non-Return-to-Zero (NRZ) format.</p>
SCI	Serial Communication Interface	<p>The SCI module supports the standard UART in full-duplex mode using the standard Non-Return-to-Zero (NRZ) format.</p>
I2C	Inter-Integrated Circuit controller	<p>The I2C module is a multi-master communication module providing an interface between the device and an I2C-compatible device via the I2C serial bus. The I2C supports both 100 Kbps and 400 Kbps speeds.</p>
FlexRay	FlexRay communication controller	<p>The FlexRay uses a dual channel serial, fixed time base multi-master communication protocol with communication rates of 10 megabits per second (Mbps) per channel.</p>
SPIx	Serial Peripheral Interface	<p>The SPIx modules provide a clocked serial communication interface for reliable communication between the device and other serial devices with the standard SPI interface. There are two SPI modules on this device.</p>
MibSPIx	Multi-Buffered Serial Peripheral Interface	<p>The MibSPIx modules also support the standard SPI communication protocol. The transfers are all grouped into transfer chunks called “transfer groups”. These transfer groups are made up of one or more buffers in the MibSPIx RAM. The RAM is used to hold the control information and data to be transmitted, as well as the status information and data that is received. There are three MibSPI modules in this device.</p>

**Table 2-1. Definition of Terms (continued)**

Acronym/Term	Full Form	Description
eFuse	Electronically Programmable Fuse controller	Electrically programmable fuses (eFuses) are used to configure the device after Fuse controller deassertion of PORRST. The eFuse values are read and loaded into internal registers as part of the power-on-reset sequence. The eFuse values are protected with single bit error correction, double bit error detection (SECDED) codes. These fuses are programmed during the initial factory test of the device. The eFuse controller is designed so that the state of the eFuses cannot be changed once the device is packaged.

### 2.1.3 Bus Master / Slave Access Privileges

This device implements some restrictions on the bus slave access privileges in order to improve the overall throughput of the interconnect shown in [Figure 2-1](#).

**Table 2-2. Bus Master / Slave Access Privileges**

Bus Masters	Master Id	Bus Slaves Being Accessed				
		EEPROM Bank, ECC bits, OTP regions	Non-CPU Accesses to CPU Flash and RAM	CRC Module	EMAC and EMIF Slaves	PCR Modules
CPU Read	0	Allowed	Allowed	Allowed	Allowed	Allowed
CPU Write	1	Not allowed	Allowed	Allowed	Allowed	Allowed
POM	2	Allowed	Allowed	Allowed	Allowed	Allowed
DMA	3	Allowed	Allowed	Allowed	Allowed	Allowed
DMM	4	Allowed	Allowed	Allowed	Allowed	Allowed
DAP	5	Allowed	Allowed	Allowed	Allowed	Allowed
HTU1	6	Not allowed	Allowed	Allowed	Allowed	Allowed
FTU	7	Not allowed	Allowed	Allowed	Allowed	Allowed
HTU2	8	Not allowed	Allowed	Allowed	Allowed	Allowed
EMAC	9	Not allowed	Allowed	Not allowed	Allowed	Not allowed

### 2.1.4 Device Endianness

This device is configured to be in the 32-bit word-invariant Big Endian (BE-32) mode. In this format, the processor stores the most significant byte of a word at the lowest-numbered byte, and the least significant byte at the highest-numbered byte. Therefore, byte 0 of the memory system connects to data lines 31-24. [Table 2-3](#) shows this.

**Table 2-3. 32-bit Word-Invariant Big Endian Format**

Bits								Word Address
31	24	23	16	15	08	07	00	
0		1		2		3		0
4		5		6		7		4
8		9		10		11		8

- Most-significant byte is at lowest address
- Word is addressed by byte-address of most significant byte

## 2.2 Clocks

This section describes the clocking structure of the TMS570LS31x/21x microcontrollers.

### 2.2.1 Clock Sources

The devices support up to 7 clock sources. These are shown in [Table 2-4](#).

**Table 2-4. Clock Sources**

Clock Source #	Clock Source Name	Description
0	OSCIN	Main oscillator. This is the primary clock for the microcontroller and is the only clock that is input to the phase-locked loops. The oscillator frequency must be between 5 and 20 MHz.
1	PLL #1	This is the output of the main PLL. The PLL is capable of modulating its output frequency in a controlled manner to reduce the radiated emissions.
2	Not implemented	This clock source is not available and must not be enabled or used as source for any clock domain.
3	EXTCLKIN1	External clock input 1. A square wave input can be applied to this device input and used as a clock source inside the device.
4	LF LPO (Low Frequency LPO)	This is the low-frequency output of the internal reference oscillator. This is typically an 80 KHz signal which is used by the real-time interrupt module for generating periodic interrupts to wake up from a low power mode.
5	HF LPO (High Frequency LPO)	This is the high-frequency output of the internal reference oscillator. This is typically a 10 MHz signal which is used by the clock monitor module as a reference clock to monitor the main oscillator frequency.
6	PLL#2	This is the output of the second PLL. There is no option of modulating this PLL's output signal. This separate non-modulating PLL allows the generation of an asynchronous clock source that is independent of the CPU clock frequency.
7	EXTCLKIN2	External clock input 2. A square wave input can be applied to this device input and used as a clock source inside the device.

The electrical specifications as well as timing requirements for each of the above clock sources are specified in the device datasheet.

#### 2.2.1.1 Enabling / Disabling Clock Sources

Each clock source can be independently enabled or disabled using the set of Clock Source Disable registers – CSDIS, CSDISSET and CSDISCLR.

Each bit in these registers corresponds to the clock source number indicated in [Table 2-4](#). For example, setting bit 1 in the CSDIS or CSDISSET registers disables the PLL#1.

---

**NOTE: Disabling the Main Oscillator or HF LPO**

By default, the clock monitoring circuit is enabled and checks for the main oscillator frequency to be within a certain range using the HF LPO as a reference. If the main oscillator and/or the HF LPO are disabled with the clock monitoring still enabled, the clock monitor will indicate an oscillator fault. The clock monitoring must be disabled before disabling the main oscillator or the HF LPO clock source(s).

---

The clock source is only disabled once there is no active clock domain that is using that clock source. Also, see [Chapter 10](#) for more information on enabling/disabling the oscillator and PLL.

**On the TMS570LS31x/21x microcontrollers, the clock sources 0, 4 and 5 are enabled by default.**

#### 2.2.1.2 Checking for Valid Clock Sources

The application can check whether a clock source is valid or not by checking the corresponding bit to be set in the Clock Source Valid Status (CSVSTAT) register. For example, the application can check if bit 1 in CSVSTAT is set before using the output of PLL1 as the source for any clock domain.

## 2.2.2 Clock Domains

The clocking on this device is divided into multiple clock domains for flexibility in control as well as clock source selection. There are 10 clock domains on this device. Each of these are described in [Table 2-5](#) below.

**Table 2-5. Clock Domains**

Clock Domain	Clock Domain #	Default Source	Source Selection Register	Special Considerations
GCLK	0	OSCIN	GHVSRC	<ul style="list-style-type: none"> <li>Always the same frequency as HCLK</li> <li>In phase with HCLK</li> <li>Is disabled separately from HCLK via the CDDISx registers bit 0</li> <li>Can be divided by 1 up to 8 when running CPU selftest (LBIST) using the CLKDIV field of the STCCLKDIV register at address 0xFFFFE108</li> </ul>
GCLK2	0	OSCIN	GHVSRC	<ul style="list-style-type: none"> <li>Always the same frequency as GCLK</li> <li>2 cycles delayed from GCLK</li> <li>Is disabled along with GCLK</li> <li>Gets divided by the same divider setting as that for GCLK when running CPU selftest (LBIST)</li> </ul>
HCLK	1	OSCIN	GHVSRC	<ul style="list-style-type: none"> <li>Is disabled via the CDDISx registers bit 1</li> </ul>
VCLK	2	OSCIN	GHVSRC	<ul style="list-style-type: none"> <li>Divided down from HCLK</li> <li>Can be HCLK/1, HCLK/2,... or HCLK/16</li> <li>Is disabled separately from HCLK via the CDDISx registers bit 2</li> </ul>
VCLK2	3	OSCIN	GHVSRC	<ul style="list-style-type: none"> <li>Divided down from HCLK</li> <li>Can be HCLK/1, HCLK/2,... or HCLK/16</li> <li>Frequency must be an integer multiple of VCLK frequency</li> <li>Is disabled separately from HCLK via the CDDISx registers bit 3</li> </ul>
VCLK3	8	OSCIN	GHVSRC	<ul style="list-style-type: none"> <li>Divided down from HCLK</li> <li>Can be HCLK/1, HCLK/2,... or HCLK/16</li> <li>Is disabled separately from HCLK via the CDDISx registers bit 8</li> </ul>
VCLKA1	4	VCLK	VCLKASRC	<ul style="list-style-type: none"> <li>Defaults to VCLK as the source</li> <li>Frequency can be as fast as HCLK frequency</li> <li>Is disabled via the CDDISx registers bit 4</li> </ul>
VCLKA2	5	VCLK	VCLKASRC	<ul style="list-style-type: none"> <li>Defaults to VCLK as the source</li> <li>Frequency can be as fast as HCLK frequency</li> <li>Is disabled via the CDDISx registers bit 5</li> </ul>
VCLKA4	11	VCLK	VCLKACON1	<ul style="list-style-type: none"> <li>Defaults to VCLK as the source</li> <li>Frequency can be as fast as HCLK frequency</li> <li>Is disabled via the CDDISx registers bit 11</li> </ul>
RTICLK	6	VCLK	RCLKSRC	<ul style="list-style-type: none"> <li>Defaults to VCLK as the source</li> <li>If a clock source other than VCLK is selected for RTICLK, then the RTICLK frequency must be less than or equal to VCLK/3</li> <li>Application can ensure this by programming the RTI1DIV field of the RCLKSRC register, if necessary</li> <li>Is disabled via the CDDISx registers bit 6</li> </ul>

Each of the control registers indicated in the above table are defined in [Section 2.5](#). The AC timing characteristics for each clock domain are specified in the device datasheet.

### **2.2.2.1 Enabling / Disabling Clock Domains**

Each clock domain can be independently enabled or disabled using the set of Clock Domain Disable registers – CDDIS, CDDISSET and CDDISCLR.

Each bit in these registers corresponds to the clock domain number indicated in [Table 2-5](#). For example, setting bit 1 in the CDDIS or CDDISSET registers disables the HCLK clock domain. The clock domain will be turned off only when every module that uses the HCLK domain gives the “permission” for HCLK to be turned off.

All clock domains are enabled by default, or upon a system reset, or whenever a wake up condition is detected.

### **2.2.2.2 Mapping Clock Sources to Clock Domains**

Each clock domain needs to be mapped to a valid clock source. There are control registers that allow an application to choose the clock sources for each clock domain.

- **Selecting clock source for GCLK, HCLK and VCLK<sub>x</sub> domains**

The CPU clock (GCLK), the system module clock (HCLK), and the peripheral bus clocks (VCLK<sub>x</sub>) all use the same clock source. This clock source is selected via the GHVSRC register. The default source for the GCLK, HCLK and VCLK<sub>x</sub> is the main oscillator. That is, after power up, the GCLK and HCLK are running at the OSCIN frequency, while the VCLK<sub>x</sub> frequency is the OSCIN frequency divided by 2.

- **Selecting clock source for VCLKA1 and VCLKA2 domains**

The clock source for VCLKA1 and VCLKA2 domains is selected via the VCLKASRC register. The default source for the VCLKA1 and VCLKA2 domains is the VCLK.

- **Selecting clock source for VCLKA4 domain**

The clock source for VCLKA4 domain is selected via the VCLKACON1 register. The default source for the VCLKA4 domain is the VCLK.

- **Selecting clock source for RTICLK domain**

The clock source for RTICLK domain is selected via the RCLKSRC register. The default source for the RTICLK domain is the VCLK.

---

**NOTE: Selecting a clock source for RTICLK that is not VCLK**

When the application chooses a clock source for RTICLK domain that is not VCLK, then the application must ensure that the resulting RTICLK frequency must be less than or equal to VCLK frequency divided by 3. The application can configure the RTI1DIV field of the RCLKSRC register for dividing the selected clock source frequency by 1, 2, 4 or 8 to meet this requirement.

---

### **2.2.3 Low Power Modes**

All clock domains are active in the normal operating mode. This is the default mode of operation. As described in [Section 2.2.1.1](#) and [Section 2.2.2.1](#), the application can choose to disable any particular clock source and domain that it does not plan to use. Also, the peripheral central resource controller (PCR) has control registers to enable / disable the peripheral clock (VCLK) for each peripheral select. This offers the application a large number of choices for enabling / disabling clock sources, or clock domains, or clocks to specific peripherals.

This section describes three particular low-power modes and their typical characteristics. They are not the only low-power modes configurable by the application, as just described.

**Table 2-6. Typical Low-Power Modes**

Mode Name	Active Clock Source(s)	Active Clock Domain(s)	Wake Up Options	Suggested Wake Up Clock Source(s)	Wake Up Time (wake up detected -to- CPU code execution start)
Doze	Main oscillator	RTICLK	RTI interrupt, GIO interrupt, CAN message, SCI message	Main oscillator	Flash pump sleep -> standby transition time + Flash pump standby -> active transition time + Flash bank sleep -> standby transition time + Flash bank standby -> active transition time
Snooze	LF LPO	RTICLK	RTI interrupt, GIO interrupt, CAN message, SCI message	HF LPO	HF LPO warm start-up time + Flash pump sleep -> standby transition time + Flash pump standby -> active transition time + Flash bank sleep -> standby transition time + Flash bank standby -> active transition time
Sleep	None	None	GIO interrupt, CAN message, SCI message	HF LPO	HF LPO warm start-up time + Flash pump sleep -> standby transition time + Flash pump standby -> active transition time + Flash bank sleep -> standby transition time + Flash bank standby -> active transition time

### 2.2.3.1 Typical Software Sequence to Enter a Low-Power Mode

1. Program the flash banks and flash pump fall-back modes to be “sleep”.  
The flash pump transitions from active to sleep mode only after all the flash banks have switched from active to sleep mode. The flash banks start switching from active to sleep mode only after the banks are not accessed for at least a duration defined by the Active Grace Period (AGP) parameter configured for the banks. See [Chapter 5](#) for more details.
2. Disable the clock sources that are not required to be kept active.  
A clock source does not get disabled until all clock domains using that clock source are disabled first, or are configured to use an alternate clock source.
3. Disable the clock domains that are not required to be kept active.  
A clock domain does not get disabled until all modules using that clock domain “give their permission” for that clock domain to be turned off.
4. Idle the Cortex-R4F core.  
The ARM Cortex-R4F CPU has internal power management logic, and requires a dedicated instruction to be used in order to enter a low power mode. This is the Wait For Interrupt (WFI) instruction. When a WFI instruction is executed, the Cortex-R4F core flushes its pipeline, flushes all write buffers, and completes all pending bus transactions. At this time the core indicates to the system that the clock to the core can be stopped. This indication is used by the Global Clock Module (GCM) to turn off the CPU clock domain (GCLK) if the CDDIS register bit 0 is set.

### 2.2.3.2 Special Considerations for Entry to Low Power Modes

Some bus master modules – High-End Timer Transfer Units (HTUx), FlexRay Transfer Unit (FTU), Data Modification Module (DMM), and Parameter Overlay Module (POM), can have ongoing transactions when the application wants to enter a low power mode to turn off the clocks to those modules. This is not recommended as it could leave the device in an unpredictable state. Refer to the individual module user guides for more information about the sequence to be followed to safely enter a low-power mode.

### 2.2.3.3 Selecting Clock Source Upon Wake Up

The domains for CPU clock (GCLK), the system clock (HCLK) and the peripheral clock (VCLKx) use the same clock source selected via the GHVSRC field of the GHVSRC register. The GHVSRC register also allows the application to choose the clock source after wake up via the GHWAKE field.

When a wake up condition is detected, if the selected wake up clock source is not already active, the global clock module (GCM) will enable this selected clock source, wait for it to become valid, and then use it for the GCLK, HCLK and VCLKx domains. The other clock domains VCLKAx and RTICLK retain the configuration for their clock source selection registers – VCLKASRC, VCLKACON1 and RCLKSRC.

### 2.2.4 Clock Test Mode

The TMS570LS31x/21x microcontrollers support a test mode which allows a user to bring out several different clock sources and clock domains on to the ECLK terminal. This is very useful information for debug purposes. Each clock source also has a corresponding clock source valid status flag in the Clock Source Valid Status (CSVSTAT) register. The clock source valid status flags can also be brought out on to the NHET1[12] terminal in this clock test mode.

The clock test mode is controlled by the CLKTEST register in the system module register frame.

**Figure 2-2. Clock Test Register (CLKTEST) [offset = FFFF FFF8Ch]**

31	27	26	25	24	23	20	19	16
Reserved	ALTLIMPCLOCK ENABLE	RANGEDET CTRL	RANGEDETENA SSEL	Reserved	Reserved	CLK_TEST_EN		
R-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-Ah		
15				4	3		0	
	Reserved				SEL_ECP_PIN			
	R-0				R/W-0			

LEGEND: R = Read only; R/W = Read/Write; -n = value after reset

The clock test mode is enabled by writing 0x5 to the CLK\_TEST\_EN field.

The signal to be brought out on to the ECLK terminal is defined by the SEL\_ECP\_PIN field, and the signal to be brought out on to the NHET1[12] terminal is defined by the SEL\_GIO\_PIN field.

The choices for these selections are defined in [Table 2-7](#).

**Table 2-7. Clock Test Mode Options**

SEL_ECP_PIN	Signal on ECLK	SEL_GIO_PIN	Signal on NHET1[12]
0000	Oscillator	0000	Oscillator Valid status
0001	PLL1 free-running clock output	0001	PLL1 Valid status
0010	Reserved	0010	Reserved
0011	EXTCLKIN1	0011	Reserved
0100	CLK80K	0100	Reserved
0101	CLK10M	0101	CLK10M Valid status
0110	PLL2 free-running clock output	0110	PLL2 Valid Status
0111	EXTCLKIN2	0111	Reserved
1000	GCLK	1000	CLK80K
1001	RTI Base	1001	Reserved
1010	Reserved	1010	Reserved
1011	AVCLK1	1011	Reserved
1100	AVCLK2	1100	Reserved
1101	Reserved	1101	Reserved
1110	AVCLK4	1110	Reserved
1111	Reserved	1111	Reserved

## 2.2.5 Safety Considerations for Clocks

The TMS570LS31x/21x microcontrollers are targeted for use in several safety-critical applications. The following sections describe the internal or external monitoring mechanisms that detect and signal clock source failures.


### 2.2.5.1 Oscillator Monitor

The oscillator clock frequency is monitored by a dedicated circuitry called CLKDET using the HF LPO as the reference clock. The CLKDET flags an oscillator fail condition whenever the OSCIN frequency falls outside of a range which is defined by the HF LPO frequency.

The valid OSCIN range is defined as a minimum of  $f_{(HF\ LPO)} / 4$  to a maximum of  $f_{(HF\ LPO)} * 4$ .

The untrimmed HF LPO frequency on this device can range from 5.5MHz to 19.5MHz. This results in a valid OSCIN frequency range depicted in [Figure 2-3](#).

**Figure 2-3. LPO and Clock Detection, Untrimmed HF LPO**



The application can select the device response to an oscillator fail indication. See [Chapter 10](#) for more details on the oscillator monitoring and the system response choices.

### 2.2.5.2 PLL Slip Detector

Both the PLL macros implemented on the microcontrollers have an embedded slip detection circuit. A PLL slip is detected by the slip detector under the following conditions:

1. Reference cycle slip, RFSLIP — the output clock is running *too fast* relative to the reference clock
2. Feedback cycle slip, FBSLIP — the output clock is running *too slow* relative to the reference clock

The device also includes optional filters that can be enabled before a slip indication from the PLL is actually logged in the system module Global Status Register (GLBSTAT). Also, once a PLL slip condition is logged in the system module global status register, the application can choose the device's response to the slip indication. See [Chapter 10](#) for more details on PLL slip and the system response choices.

### 2.2.5.3 External Clock Monitor

The microcontrollers support a terminal called ECLK – External Clock, which is used to output a slow frequency which is divided down from the device system clock frequency. An external circuit can monitor the ECLK frequency in order to check that the device is operating at the correct frequency.

The frequency of the signal output on the ECLK pin can be divided down by 1 to 65536 from the peripheral clock (VCLK) frequency using the External Clock Prescaler Control Register (ECPCNTL). The actual clock output on ECLK is enabled by setting the ECP CLK FUN bit of the SYSPC1 control register.

## 2.2.5.4 Dual-Clock Comparators

The microcontrollers include two instances of the dual-clock comparator module. This module includes two down counters which independently count from two separate seed values at the rate of two independent clock frequencies. One of the clock inputs is a reference clock input, selectable between the main oscillator or the HF LPO in functional mode. The second clock input is selectable from among a set of defined signals as described in [Section 2.2.5.4.1](#) and [Section 2.2.5.4.2](#). This mechanism can be used to use a known-good clock to measure the frequency of another clock.

### 2.2.5.4.1 DCC1

**Table 2-8. DCC1 Counter 0 Clock Inputs**

Clock Source [3–0]	Clock / Signal Name
All other values	oscillator (OSCIN)
0x5	HF LPO
0xA	test clock (TCK)

**Table 2-9. DCC1 Counter 1 Clock / Signal Inputs**

Key [3–0]	Clock Source [3–0]	Clock / Signal Name
0xA	0x0	PLL1 free-running output
	0x1	PLL2 free-running output
	0x2	LF LPO
	0x3	HF LPO
	0x4	Reserved
	0x5	EXTCLKIN1
	0x6	EXTCLKIN2
	0x7	Reserved
	0x8-0xF	VCLK
All other values	any value	NHET1[31]

As can be seen, the main oscillator (OSCIN) can be used for counter 0 as a “known-good” reference clock. The clock for counter 1 can be selected from among 8 options. See [Chapter 11](#) for more details on the DCC usage.

### 2.2.5.4.2 DCC2

**Table 2-10. DCC2 Counter 0 Clock Inputs**

Clock Source [3–0]	Clock / Signal Name
All other values	oscillator (OSCIN)
0xA	test clock (TCK)

**Table 2-11. DCC2 Counter 1 Clock / Signal Inputs**

Key [3–0]	Clock Source [3–0]	Clock / Signal Name
0xA	0x0-0x7	Reserved
	0x8-0xF	VCLK
All other values	any value	NHET2[0]


As can be seen, the main oscillator (OSCIN) can be used for counter 0 as a “known-good” reference clock. The clock for counter 1 can be selected from among 2 options. See [Chapter 11](#) for more details on the DCC usage.

## 2.3 Memory Organization

### 2.3.1 Memory Map Overview

The Cortex-R4F uses a 32-bit address bus, giving it access to a memory space of 4GB. This space is divided into several regions, each addressed by different memory selects. [Figure 2-4](#) shows the memory map of the microcontroller.

**Figure 2-4. Memory Map**



The main flash instruction memory is addressed starting at 0x00000000 by default. This is also the reset vector location – the ARM Cortex-R4F processor core starts execution from the reset vector address of 0x00000000 whenever the core gets reset.

The CPU data RAM is addressed starting at 0x08000000 by default.

The device also supports the swapping of the CPU instruction memory (flash) and data memory (RAM). This can be done by configuring the MEM SWAP field of the Bus Matrix Module Control Register 1 (BMMCR1).

After swapping, the data RAM is accessed starting from 0x00000000 and the RAM ECC locations are accessed starting from 0x00400000. The flash memory is now accessed starting from 0x08000000.

### 2.3.2 Memory Map Table

The control and status registers for each module are mapped within the CPU's 4GB memory space. Some modules also have associated memories, which are also mapped within this space.

Table 2-12 shows the starting and ending addresses of each module's register frame and any associated memory. The table also shows the response generated by the module or the interconnect whenever an access is made to an unimplemented location inside the register or memory frame.

**Table 2-12. Module Registers / Memories Memory Map**

Name	Memory Select	Frame Address		Frame Size	Actual Size	Response for Access to Unimplemented Location in Frame
		Start	End			
CPU Tightly-Coupled Memories						
TCM Flash	CS0	0x0000_0000	0x00FF_FFFF	16MB	3MB	Abort
TCM RAM + RAM ECC	CSRAM0	0x0800_0000	0xBFFF_FFFF	64MB	256KB	
Mirrored Flash	Flash mirror frame	0x2000_0000	0x20FF_FFFF	16MB	3MB	
External Memory Accesses						
EMIF Chip Select 2 (asynchronous)	EMIF select 2	0x6000_0000	0x63FF_FFFF	64MB	16MB	Access to "Reserved" space will generate Abort
EMIF Chip Select 3 (asynchronous)	EMIF select 3	0x6400_0000	0x67FF_FFFF	64MB	16MB	
EMIF Chip Select 4 (asynchronous)	EMIF select 4	0x6800_0000	0x6BFF_FFFF	64MB	16MB	
EMIF Chip Select 0 (synchronous)	EMIF select 0	0x8000_0000	0x87FF_FFFF	128MB	128MB	
Flash Bus2 Interface: OTP, ECC, EEPROM Bank						
Customer OTP, TCM Flash Bank 0		0xF000_0000	0xF000_1FFF	8KB	4KB	Abort
Customer OTP, TCM Flash Bank 1		0xF000_2000	0xF000_3FFF	8KB	4KB	
Customer OTP, EEPROM Bank		0xF000_E000	0xF000_FFFF	8KB	4KB	
Customer OTP-ECC, TCM Flash Bank 0		0xF004_0000	0xF004_03FF	1KB	512B	
Customer OTP-ECC, TCM Flash Bank 1		0xF004_0400	0xF000_07FF	1KB	512B	
Customer OTP-ECC, EEPROM Bank		0xF004_1C00	0xF004_1FFF	1KB	512B	
TI OTP, TCM Flash Bank 0		0xF008_0000	0xF008_1FFF	8KB	4KB	
TI OTP, TCM Flash Bank 1		0xF008_2000	0xF008_3FFF	8KB	4KB	
TI OTP, EEPROM Bank		0xF008_E000	0xF008_FFFF	8KB	4KB	
TI OTP-ECC, TCM Flash Bank 0		0xF00C_0000	0xF00C_03FF	1KB	512B	
TI OTP-ECC, TCM Flash Bank 1		0xF00C_0400	0xF00C_07FF	1KB	512B	
TI OTP-ECC, EEPROM Bank		0xF00C_1C00	0xF00C_1FFF	1KB	512KB	
EEPROM Bank-ECC		0xF010_0000	0xF013_FFFF	256KB	8KB	

**Table 2-12. Module Registers / Memories Memory Map (continued)**

Name	Memory Select	Frame Address		Frame Size	Actual Size	Response for Access to Unimplemented Location in Frame
		Start	End			
EEPROM Bank		0xF020_0000	0xF03F_FFFF	2MB	64KB	Abort
Flash Data Space ECC		0xF040_0000	0xF04F_FFFF	1MB	384KB	
EMAC and EMIF Slaves						
CPPI Memory Slave (Ethernet RAM)		0xFC52_0000	0xFC52_1FFF	8KB	8KB	Abort
CPGMAC Slave (Ethernet Slave)		0xFCF7_8000	0xFCF7_87FF	2KB	2KB	No error
CPGMACSS Wrapper (Ethernet Wrapper)		0xFCF7_8800	0xFCF7_88FF	256B	256B	No error
Ethernet MDIO Interface		0xFCF7_8900	0xFCF7_89FF	256B	256B	No error
EMIF Registers		0xFCFF_E800	0xFCFF_E8FF	256B	256B	Abort
Cyclic Redundancy Checker (CRC) Module Register Frame						
CRC	CRC frame	0xFE00_0000	0xFFFF_FFFF	16MB	512B	Accesses above 0x200 generate abort.
Peripheral Memories						
MIBSPI5 RAM	PCS[5]	0xFF0A_0000	0xFF0B_FFFF	128KB	2KB	Abort for accesses above 2KB
MIBSPI3 RAM	PCS[6]	0xFF0C_0000	0xFF0D_FFFF	128KB	2KB	Abort for accesses above 2KB
MIBSPI1 RAM	PCS[7]	0xFF0E_0000	0xFF0F_FFFF	128KB	2KB	Abort for accesses above 2KB
DCAN3 RAM	PCS[13]	0xFF1A_0000	0xFF1B_FFFF	128KB	2KB	Wrap around for accesses to unimplemented address offsets lower than 0x7FF. Abort generated for accesses beyond offset 0x800.
DCAN2 RAM	PCS[14]	0xFF1C_0000	0xFF1D_FFFF	128KB	2KB	Wrap around for accesses to unimplemented address offsets lower than 0x7FF. Abort generated for accesses beyond offset 0x800.
DCAN1 RAM	PCS[15]	0xFF1E_0000	0xFF1F_FFFF	128KB	2KB	Wrap around for accesses to unimplemented address offsets lower than 0x7FF. Abort generated for accesses beyond offset 0x800.
MIBADC2 RAM	PCS[29]	0xFF3A_0000	0xFF3B_FFFF	128KB	8KB	Wrap around for accesses to unimplemented address offsets lower than 0x1FFF. Abort generated for accesses beyond 0x1FFF.
MIBADC1 RAM	PCS[31]	0xFF3E_0000	0xFF3F_FFFF	128KB	8KB	Wrap around for accesses to unimplemented address offsets lower than 0x1FFF. Abort generated for accesses beyond 0x1FFF.

**Table 2-12. Module Registers / Memories Memory Map (continued)**

Name	Memory Select	Frame Address		Frame Size	Actual Size	Response for Access to Unimplemented Location in Frame
		Start	End			
NHET2 RAM	PCS[34]	0xFF44_0000	0xFF45_FFFF	128KB	16KB	Wrap around for accesses to unimplemented address offsets lower than 0x3FFF. Abort generated for accesses beyond 0x3FFF.
NHET1 RAM	PCS[35]	0xFF46_0000	0xFF47_FFFF	128KB	16KB	Wrap around for accesses to unimplemented address offsets lower than 0x3FFF. Abort generated for accesses beyond 0x3FFF.
HET TU2 RAM	PCS[38]	0xFF4C_0000	0xFF4D_FFFF	128KB	1KB	Abort
HET TU1 RAM	PCS[39]	0xFF4E_0000	0xFF4F_FFFF	128KB	1KB	Abort
FlexRay TU RAM	PCS[40]	0xFF50_0000	0xFF51_FFFF	128KB	1KB	Abort
Debug Components						
CoreSight Debug ROM	CSCS0	0xFFA0_0000	0xFFA0_0FFF	4KB	4KB	Reads return zeros, writes have no effect
Cortex-R4F Debug	CSCS1	0xFFA0_1000	0xFFA0_1FFF	4KB	4KB	Reads return zeros, writes have no effect
ETM-R4	CSCS2	0xFFA0_2000	0xFFA0_2FFF	4KB	4KB	Reads return zeros, writes have no effect
CoreSight TPIU	CSCS3	0xFFA0_3000	0xFFA0_3FFF	4KB	4KB	Reads return zeros, writes have no effect
POM	CSCS4	0xFFA0_4000	0xFFA0_4FFF	4KB	4KB	Abort
Peripheral Control Registers						
FTU	PS[23]	0xFFFF7_A000	0xFFFF7_A1FF	512B	512B	Reads return zeros, writes have no effect
HTU1	PS[22]	0xFFFF7_A400	0xFFFF7_A4FF	256B	256B	Reads return zeros, writes have no effect
HTU2	PS[22]	0xFFFF7_A500	0xFFFF7_A5FF	256B	256B	Reads return zeros, writes have no effect
NHET1	PS[17]	0xFFFF7_B800	0xFFFF7_B8FF	256B	256B	Reads return zeros, writes have no effect
NHET2	PS[17]	0xFFFF7_B900	0xFFFF7_B9FF	256B	256B	Reads return zeros, writes have no effect
GIO	PS[16]	0xFFFF7_BC00	0xFFFF7_BCFF	256B	256B	Reads return zeros, writes have no effect
MIBADC1	PS[15]	0xFFFF7_C000	0xFFFF7_C1FF	512B	512B	Reads return zeros, writes have no effect
MIBADC2	PS[15]	0xFFFF7_C200	0xFFFF7_C3FF	512B	512B	Reads return zeros, writes have no effect
Flexray	PS[12]+PS[13]	0xFFFF7_C800	0xFFFF7_CFFF	2KB	2KB	Reads return zeros, writes have no effect
I2C	PS[10]	0xFFFF7_D400	0xFFFF7_D4FF	256B	256B	Reads return zeros, writes have no effect
DCAN1	PS[8]	0xFFFF7_DC00	0xFFFF7_DDFF	512B	512B	Reads return zeros, writes have no effect
DCAN2	PS[8]	0xFFFF7_DE00	0xFFFF7_DFFF	512B	512B	Reads return zeros, writes have no effect
DCAN3	PS[7]	0xFFFF7_E000	0xFFFF7_E1FF	512B	512B	Reads return zeros, writes have no effect

**Table 2-12. Module Registers / Memories Memory Map (continued)**

Name	Memory Select	Frame Address		Frame Size	Actual Size	Response for Access to Unimplemented Location in Frame
		Start	End			
LIN	PS[6]	0xFFFF7_E400	0xFFFF7_E4FF	256B	256B	Reads return zeros, writes have no effect
SCI	PS[6]	0xFFFF7_E500	0xFFFF7_E5FF	256B	256B	Reads return zeros, writes have no effect
MibSPI1	PS[2]	0xFFFF7_F400	0xFFFF7_F5FF	512B	512B	Reads return zeros, writes have no effect
SPI2	PS[2]	0xFFFF7_F600	0xFFFF7_F7FF	512B	512B	Reads return zeros, writes have no effect
MibSPI3	PS[1]	0xFFFF7_F800	0xFFFF7_F9FF	512B	512B	Reads return zeros, writes have no effect
SPI4	PS[1]	0xFFFF7_FA00	0xFFFF7_FBFF	512B	512B	Reads return zeros, writes have no effect
MibSPI5	PS[0]	0xFFFF7_FC00	0xFFFF7_FDFF	512B	512B	Reads return zeros, writes have no effect
System Modules Control Registers and Memories						
DMA RAM	PPCS0	0xFFFF8_0000	0xFFFF8_0FFF	4KB	4KB	Abort
VIM RAM	PPCS2	0xFFFF8_2000	0xFFFF8_2FFF	4KB	1KB	Wrap around for accesses to unimplemented address offsets lower than 0x3FF. Abort generated for accesses beyond 0x3FF.
RTP RAM	PPCS3	0xFFFF8_3000	0xFFFF8_3FFF	4KB	4KB	Abort
Flash Wrapper	PPCS7	0xFFFF8_7000	0xFFFF8_7FFF	4KB	4KB	Abort
eFuse Farm Controller	PPCS12	0xFFFF8_C000	0xFFFF8_CFFF	4KB	4KB	Abort
Power Management Module (PMM)	PPSE0	0xFFFFF_0000	0xFFFFF_01FF	512B	512B	Abort
Test Controller (FMTM)	PPSE1	0xFFFFF_0400	0xFFFFF_07FF	1KB	1KB	Reads return zeros, writes have no effect
PCR registers	PPS0	0xFFFFF_E000	0xFFFFF_E0FF	256B	256B	Reads return zeros, writes have no effect
System Module - Frame 2 (see platform architecture specification)	PPS0	0xFFFFF_E100	0xFFFFF_E1FF	256B	256B	Reads return zeros, writes have no effect
PBIST	PPS1	0xFFFFF_E400	0xFFFFF_E5FF	512B	512B	Reads return zeros, writes have no effect
STC	PPS1	0xFFFFF_E600	0xFFFFF_E6FF	256B	256B	Reads return zeros, writes have no effect
IOMM Multiplexing Control Module	PPS2	0xFFFFF_EA00	0xFFFFF_EBFF	512B	512B	Generates address error interrupt, if enabled
DCC1	PPS3	0xFFFFF_EC00	0xFFFFF_ECFF	256B	256B	Reads return zeros, writes have no effect
DMA	PPS4	0xFFFFF_F000	0xFFFFF_F3FF	1KB	1KB	Reads return zeros, writes have no effect
DCC2	PPS5	0xFFFFF_F400	0xFFFFF_F4FF	256B	256B	Reads return zeros, writes have no effect
ESM	PPS5	0xFFFFF_F500	0xFFFFF_F5FF	256B	256B	Reads return zeros, writes have no effect
CCMR4	PPS5	0xFFFFF_F600	0xFFFFF_F6FF	256B	256B	Reads return zeros, writes have no effect
DMM	PPS5	0xFFFFF_F700	0xFFFFF_F7FF	256B	256B	Reads return zeros, writes have no effect

**Table 2-12. Module Registers / Memories Memory Map (continued)**

Name	Memory Select	Frame Address		Frame Size	Actual Size	Response for Access to Unimplemented Location in Frame
		Start	End			
RAM ECC even	PPS6	0xFFFF_F800	0xFFFF_F8FF	256B	256B	Reads return zeros, writes have no effect
RAM ECC odd	PPS6	0xFFFF_F900	0xFFFF_F9FF	256B	256B	Reads return zeros, writes have no effect
RTP	PPS6	0xFFFF_FA00	0xFFFF_FAFF	256B	256B	Reads return zeros, writes have no effect
RTI + DWWD	PPS7	0xFFFF_FC00	0xFFFF_FCFF	256B	256B	Reads return zeros, writes have no effect
VIM Parity	PPS7	0xFFFF_FD00	0xFFFF_FDFF	256B	256B	Reads return zeros, writes have no effect
VIM	PPS7	0xFFFF_FE00	0xFFFF_FEFF	256B	256B	Reads return zeros, writes have no effect
System Module - Frame 1 (see platform architecture specification)	PPS7	0xFFFF_FF00	0xFFFF_FFFF	256B	256B	Reads return zeros, writes have no effect

### 2.3.3 Flash Memory

The TMS570LS31x/21x microcontrollers support up to 3MB of flash for use as program memory. This is divided into two separate flash banks, each 1.5MB. The microcontrollers also support a separate 64KB flash bank for use as emulated EEPROM.

#### 2.3.3.1 Flash Bank Sectoring Configuration

Each bank is divided into multiple sectors. A flash sector is the smallest region in the flash bank that must be erased. The sectoring configuration of each flash bank is shown in [Table 2-13](#).

**Table 2-13. Flash Memory Banks and Sectors <sup>(1)</sup>**

Sector NO.	SECTOR SIZE	Low Address	High address
Bank 0: 1.5M Bytes			
0	32K Bytes	0x0000_0000	0x0000_7FFF
1	32K Bytes	0x0000_8000	0x0000_FFFF
2	32K Bytes	0x0001_0000	0x0001_7FFF
3	32K Bytes	0x0001_8000	0x0001_FFFF
4	128K Bytes	0x0002_0000	0x0003_FFFF
5	128K Bytes	0x0004_0000	0x0005_FFFF
6	128K Bytes	0x0006_0000	0x0007_FFFF
7	128K Bytes	0x0008_0000	0x0009_FFFF
8	128K Bytes	0x000A_0000	0x000B_FFFF
9	128K Bytes	0x000C_0000	0x000D_FFFF
10	128K Bytes	0x000E_0000	0x000F_FFFF
11	128K Bytes	0x0010_0000	0x0011_FFFF
12	128K Bytes	0x0012_0000	0x0013_FFFF
13	128K Bytes	0x0014_0000	0x0015_FFFF
14	128K Bytes	0x0016_0000	0x0017_FFFF

<sup>(1)</sup>

1. The Flash banks are 144-bit wide bank with ECC support.
2. The flash bank7 can be programmed while executing code from flash bank0 or bank1.
3. Code execution is not allowed from flash bank7.

**Table 2-13. Flash Memory Banks and Sectors <sup>(1)</sup> (continued)**

Sector NO.	SECTOR SIZE	Low Address	High address
Bank 1: 1.5M Bytes			
0	128K Bytes	0x0018_0000	0x0019_FFFF
1	128K Bytes	0x001A_0000	0x001B_FFFF
2	128K Bytes	0x001C_0000	0x001D_FFFF
3	128K Bytes	0x001E_0000	0x001F_FFFF
4	128K Bytes	0x0020_0000	0x0021_FFFF
5	128K Bytes	0x0022_0000	0x0023_FFFF
6	128K Bytes	0x0024_0000	0x0025_FFFF
7	128K Bytes	0x0026_0000	0x0027_FFFF
8	128K Bytes	0x0028_0000	0x0029_FFFF
9	128K Bytes	0x002A_0000	0x002B_FFFF
10	128K Bytes	0x002C_0000	0x002D_FFFF
11	128K Bytes	0x002E_0000	0x002F_FFFF
Bank 7: 64K Bytes, dedicated for EEPROM emulation			
0	16K Bytes	0xF020_0000	0xF020_3FFF
1	16K Bytes	0xF020_4000	0xF020_7FFF
2	16K Bytes	0xF020_8000	0xF020_BFFF
3	16K Bytes	0xF020_C000	0xF020_FFFF

Refer to the device datasheet for electrical and timing specifications related to the flash module.

### 2.3.3.2 ECC Protection for Flash Accesses

The TMS570LS31x/21x microcontrollers protect all accesses to the on-chip flash memory by dedicated Single-Error-Correction-Double-Error-Detection (SECDED) logic.

The accesses to the program memory – flash bank 0 and flash bank 1, are protected by SECDED logic implemented inside the ARM Cortex-R4F CPU. Accesses to the EEPROM emulation flash bank (bank 7) are protected by dedicated SECDED logic inside the digital interface to the flash banks.

Both the SECDED logic implementations use Error Correction Codes (ECC) for correcting single-bit errors and for detecting multiple-bit errors in the values read from the flash arrays. There is an 8-bit ECC for every 64 bits of data. The ECC for the flash memory contents needs to be calculated by an external tool such as nowECC. The ECC can then be programmed into the flash array along with the actual application code.

The ECC for the flash array is stored in the flash itself, and is mapped to a region starting at 0xF0400000 for the main flash banks 0 and 1, and to a region starting at 0xF0200000 for the EEPROM emulation flash bank 7.

---

**NOTE: ECC Protection Not Enabled By Default**

The SECDED logic inside the CPU is not enabled by default and must be enabled by the application.

---

**Code Example for Enabling ECC Protection for Main Flash Accesses:**

The following code example can be used to enable the ECC protection for accesses to the main flash array.

```
MRC p15, #0, r1, c1, c0, #1
ORR r1, r1, #0x02000000      ;Enable ECC checking for ATCM
DMB
MCR p15, #0, r1, c1, c0, #1
```

The ECC protection for accesses to the EEPROM emulation flash bank can be enabled by writing 0xA to the EDACEN field of the flash module's Error Correction Control Register 1 (FEDACCTRL1). See [Chapter 5](#) for more details.

When the CPU detects an ECC single-, or double-bit error on a read from the flash memory, it signals this on a dedicated “Event” bus. This event bus signaling is also not enabled by default and must be enabled by the application. The following code example can be used to enable the CPU event signaling.

```
MRC p15,#0,r1,c9,c12,#0      ;Enabling Event monitor states
ORR r1, r1, #0x00000010
MCR p15,#0,r1,c9,c12,#0      ;Set 4th bit ('X') of PMNC register
MRC p15,#0,r1,c9,c12,#0
```

The digital logic that interfaces the ARM Cortex-R4F CPU to the flash banks captures the ECC error events signaled by the CPU, and in turn generates error signals that are input to the central Error Signaling Module (ESM).

### 2.3.4 On-Chip SRAM

Several SRAM modules are implemented on the device to support the functionality of the modules included.

Reads from the CPU data RAM are protected by ECC calculated inside the CPU. Reads from all other memories are protected by configurable odd or even parity that is evaluated in parallel with the actual read.

The TMS570LS31x/21x microcontrollers are targeted towards safety-critical applications, and it is critical for any failures in the on-chip SRAM modules to be identified before these modules are used for safety-critical functions. These microcontrollers support a Programmable Built-In Self-Test (PBIST) mechanism that is used to test each on-chip SRAM module for faults. The PBIST is usually run on device start-up as it is a destructive test and all contents of the tested SRAM module are overwritten during the test.

The microcontrollers also support a hardware-based auto-initialization of on-chip SRAM modules. This process also takes into account the read protection scheme implemented for each SRAM module – ECC or parity.

TI recommends that the PBIST routines be executed on the SRAM modules prior to the auto-initialization. The following section describe these two processes.

#### 2.3.4.1 PBIST RAM Grouping and Algorithm Mapping For On-Chip SRAM Modules

[Table 2-14](#) shows the groupings of the various on-chip memories for PBIST. It also lists the memory types and their assigned RAM Group Select (RGS) and Return Data Select (RDS). See [Chapter 7](#) for more details on the usage of the RGS and RDS information.

**Table 2-14. PBIST Memory Grouping**

Memory	RAM Group #	Memory Type	RGS	RDS
PBIST_ROM	1	ROM	1	0
STC_ROM	2	ROM	2	0
DCAN1	3	Dual-port	3	0 .. 5
DCAN2	4	Dual-port	4	0 .. 5
DCAN3	5	Dual-port	5	0 .. 5
ESRAM1	6	Single-port	6	0/1 .. 4
MIBSPI1	7	Dual-port	7	0 .. 3
MIBSPI3	8	Dual-port	7	4 .. 7
MIBSPI5	9	Dual-port	7	8 .. 11
VIM	10	Dual-port	8	0 .. 1
MIBADC1	11	Dual-port	9	0
DMA	12	Dual-port	10	0 .. 5
N2HET1	13	Dual-port	11	0 .. 11
HET TU1	14	Dual-port	12	0 .. 5
RTP	15	Dual-port	13	0 .. 8

**Table 2-14. PBIST Memory Grouping (continued)**

Memory	RAM Group #	Memory Type	RGS	RDS
FLEXRAY	16	Dual-port	14	0 .. 13
	17	Single-port		
MIBADC2	18	Dual-port	15	0
N2HET2	19	Dual-port	16	0 .. 11
HET TU2	20	Dual-port	17	0 .. 5
ESRAM5	21	Single-port	18	0/1 .. 4
ESRAM6	22	Single-port	19	0/1 .. 4
ETHERNET	23	Dual-port		
	24	Dual-port	20	0 .. 6
	25	Single-port		
ESRAM8	28	Single-port	25	0/1 .. 4

Table 2-15 maps the different algorithms supported in application mode for the RAM groups. The table also lists the background pattern options available for each algorithm.

**Table 2-15. PBIST Algorithm Mapping**

No.	ALGO MASK Register Value	Algorithm	Memories Tested	Available Background Patterns	Valid RAM Groups	Valid RAMINFO Register Value
1	0x00000001	triple_read_slow_read	ROM		1,2	0x00000003
2	0x00000002	triple_read_fast_read	ROM		1,2	0x00000003
3	0x00000004	march13n	two_port	0x00000000, 0x96699669, 0x0F0F0F0F, 0xAA55AA55, 0xC3C3C3C3	3,4,5,7,8,9,10,11,12,13,14,15,16,18,19,20,23, 24	0x02CEFFDC
4	0x00000008	march13n	single_port	0x00000000, 0x96699669, 0x0F0F0F0F, 0xAA55AA55, 0xC3C3C3C3	6,17,21,22,25, 28	0xD310020
5	0x00000010	down1A_red	two_port	0xFFFFFFFF, 0xFFFFFFFF	3,4,5,7,8,9,10,11,12,13,14,15,16,18,19,20,23, 24	0x02CEFFDC
6	0x00000020	down1A_red	single_port	0xFFFFFFFF, 0xFFFFFFFF	6,17,21,22,25, 28	0xD310020
7	0x00000040	mapcolumn	two_port	0xFFFFFFFF, 0x00000000	3,4,5,7,8,9,10,11,12,13,14,15,16,18,19,20,23, 24	0x02CEFFDC
8	0x00000080	mapcolumn	single_port	0xFFFFFFFF, 0x00000000	6,17,21,22,25, 28	0xD310020
9	0x00000100	precharge	two_port	0xFFFFFFFF, 0x00000000	3,4,5,7,8,9,10,11,12,13,14,15,16,18,19,20,23, 24	0x02CEFFDC
10	0x00000200	precharge	single_port	0xFFFFFFFF, 0x00000000	6,17,21,22,25, 28	0xD310020
11	0x00000400	dtxn2	two_port	0xFFFFFFFF, 0x00000000	3,4,5,7,8,9,10,11,12,13,14,15,16,18,19,20,23, 24	0x02CEFFDC
12	0x00000800	dtxn2	single_port	0xFFFFFFFF, 0x00000000	6,17,21,22,25, 28	0xD310020
13	0x00001000	pmos_open	two_port	0xFFFFFFFF, 0x00000000	3,4,5,7,8,9,11,14,15,16,18,20, 24	0x028AE5DC
14	0x00002000	pmos_open	single_port	0xFFFFFFFF, 0x00000000	6,17,21,22,25, 28	0xD310020
15	0x00004000	pmos_open_slice1	two_port	0xFFFFFFFF, 0x00000000	10,12,13,19,23	0x00441A00

**Table 2-15. PBIST Algorithm Mapping (continued)**

No.	ALGO MASK Register Value	Algorithm	Memories Tested	Available Background Patterns	Valid RAM Groups	Valid RAMINFO Register Value
16	0x00008000	pmos_open_slice2	two_port	0xFFFFFFFF, 0x00000000	10,12,13,19,23	0x00441A00
17	0x00010000	flip10	two_port	0xFFFFFFFF	3,4,5,7,8,9,10,11,12,13,1 4,15,16,18,19,20,23, 24	0x02CEFFDC
18	0x00020000	flip10	single_port	0xFFFFFFFF	6,17,21,22,25, 28	0x0D310020
19	0x00040000	iddq	two_port	0x00000000	3,4,5,7,8,9,10,11,12,13,1 4,15,16,18,19,20,23, 24	0x02CEFFDC
20	0x00080000	iddq	single_port	0x00000000	6,17,21,22,25, 28	0x0D310020
21	0x00100000	retention	two_port	0x00000000	3,4,5,7,8,9,10,11,12,13,1 4,15,16,18,19,20,23, 24	0x02CEFFDC
22	0x00200000	retention	single_port	0x00000000	6,17,21,22,25, 28	0x0D310020
23	0x00400000	iddq	two_port	0xFFFFFFFF	3,4,5,7,8,9,10,11,12,13,1 4,15,16,18,19,20,23, 24	0x02CEFFDC
24	0x00800000	iddq	single_port	0xFFFFFFFF	6,17,21,22,25, 28	0x0D310020
25	0x01000000	retention	two_port	0xFFFFFFFF	3,4,5,7,8,9,10,11,12,13,1 4,15,16,18,19,20,23, 24	0x02CEFFDC
26	0x02000000	retention	single_port	0xFFFFFFFF	6,17,21,22,25, 28	0x0D310020
27	0x04000000	iddqrowstripe	two_port	0x00000000	3,4,5,7,8,9,10,11,12,13,1 4,15,16,18,19,20,23, 24	0x02CEFFDC
28	0x08000000	iddqrowstripe	single_port	0x00000000	6,17,21,22,25, 28	0x0D310020
29	0x10000000	iddqrowstripe	two_port	0xFFFFFFFF	3,4,5,7,8,9,10,11,12,13,1 4,15,16,18,19,20,23, 24	0x02CEFFDC
30	0x20000000	iddqrowstripe	single_port	0xFFFFFFFF	6,17,21,22,25, 28	0x0D310020
31	0x40000000	powerup_invpowerup	two_port	0xAAAAAAA	33,34,35,36,37,38,39,40, 41,42,43,44,45,46,47,48, 49,50,51	0x0007FFFF
32	0x80000000	powerup_invpowerup	single_port	0xAAAAAAA	52,53,54,55,56,57,58	0x03F80000

**NOTE: Recommended Memory Test Algorithm**

March13 is the most recommended algorithm for the memory self-test.

For HCLK = 180 MHz, VCLK = 90 MHz, PBIST ROM\_CLK = 90 MHz, the March13 algorithm takes 14.02 ms to run on all on-chip SRAMs.

### 2.3.4.2 Auto-Initialization of On-Chip SRAM Modules

The device system provides the capability to perform a hardware initialization on most memories on the system bus and on the peripheral bus. The memory used for the FlexRay message objects is not directly CPU addressable, hence there is no memory auto-initialization support for this memory.

The intent of having the hardware initialization is to program the memory arrays with error detection capability to a known state based on their error detection scheme – odd/even parity or ECC. For example, the contents of the CPU data RAM after power-on reset is unknown. A hardware auto-initialization can be started to that there is no ECC error.

---

**NOTE: Effect of ECC or Parity on Memory Auto-Initialization**


The ECC or parity should be enabled on the RAMs before hardware auto-initialization starts if parity or ECC is being used.

---

**Auto-Initialization Sequence:**

1. Enable the global hardware memory initialization key by programming 0xA into MINITGCR[3:0], the Memory Initialization Key field (MINITGENA) of the Memory Hardware Initialization Global Control Register (MINITGCR) register.
2. Select the module on which the memory hardware initialization has to be performed by programming the appropriate value into the MSINENA(31–0) bits in the MSINENA register. See [Table 2-16](#).
3. If the global auto-initialization scheme is enabled, the corresponding module will initialize its memories based on its memory error checking scheme (even parity or odd parity or ECC).
4. When the memory initialization is complete, the module will signal “memory initialization done”, which sets the corresponding bit in the system module MIDONE field of the MINISTAT register to indicate the completion of its memory initialization.
5. When the memory hardware initialization completes for all modules, (indicated by each module’s MIDONE bit being set), the memory hardware initialization done bit (MINIDONE) is set in the MSTCGSTAT register.

**Figure 2-5. Hardware Memory Initialization Protocol**



**Table 2-16. Memory Initialization Select Mapping** <sup>(1)(2)(3)</sup>

Memory	Address Range		MSINENA Register Bit #
	Start	End	
RAM	0x08000000	0x08013FFF	0
RAM (always ON domain, PD#1)	0x08000000	0x0800FFFF	0
RAM (RAM_PD#1)	0x08010000	0x0801FFFF	0
RAM (RAM_PD#2)	0x08020000	0x0802FFFF	0
RAM (RAM_PD#3)	0x08030000	0x0803FFFF	0
MIBSPI5 RAM	0xFF0A0000	0xFF0BFFFF	12 <sup>(4)</sup>
MIBSPI3 RAM	0xFF0C0000	0xFF0DFFFF	11 <sup>(4)</sup>
MIBSPI1 RAM	0xFF0E0000	0xFF0FFFFF	7 <sup>(4)</sup>
DCAN3 RAM	0xFF1A0000	0xFF1BFFFF	10
DCAN2 RAM	0xFF1C0000	0xFF1DFFFF	6
DCAN1 RAM	0xFF1E0000	0xFF1FFFFF	5
MIBADC2 RAM	0xFF3A0000	0xFF3BFFFF	14
MIBADC1 RAM	0xFF3E0000	0xFF3FFFFF	8
NHET2 RAM	0xFF440000	0xFF57FFFF	15
NHET1 RAM	0xFF460000	0xFF47FFFF	3
HET TU2 RAM	0xFF4C0000	0xFF4DFFFF	16
HET TU1 RAM	0xFF4E0000	0xFF4FFFFF	4
DMA RAM	0xFFF80000	0xFFF80FFF	1
VIM RAM	0xFFF82000	0xFFF82FFF	2
Flexray TU RAM	0xFF500000	0xFF51FFFF	13

<sup>(1)</sup> If ECC protection is enabled for the CPU data RAM, then the auto-initialization process also initializes the corresponding ECC space.

<sup>(2)</sup> If parity protection is enabled for the peripheral SRAM modules, then the parity bits will also be initialized along with the SRAM modules.

<sup>(3)</sup> The CPU RAM interface module has separate control bit-fields to select the memory power domain that is to be initialized.

<sup>(4)</sup> The MibSPIx modules perform an initialization of the transmit and receive RAMs as soon as the multi-buffered mode is enabled. This is independent of whether the application has already initialized these RAMs using the auto-initialization method or not. The MibSPIx modules need to be released from reset by writing 1 to their SPIGCR0 registers before starting auto-initialization on their respective RAMs.

## 2.4 Exceptions

An “Exception” is an event that makes the processor temporarily halt the normal flow of program execution, for example, to service an interrupt from a peripheral. Before attempting to handle an exception, the processor preserves the critical parts of the current processor state so that the original program can resume when the handler routine has finished.

The following sections describe three exceptions – Reset, Abort and the System Software Interrupts.

Please refer to the ARM Cortex-R4F Technical Reference Manual for complete details on all exceptions.

### 2.4.1 Resets

The TMS570LS31x/21x microcontroller can be reset by either of the conditions described in [Table 2-17](#). Each reset condition is indicated in the System Exception Status Register (SYSESR).

**Table 2-17. Causes of Resets**

Condition	Description
Driving nPORRST pin low externally	Cold reset, or power-on reset. This reset signal is typically driven by an external voltage supervisor. This reset is flagged by the PO RST bit in the SYSESR register, SYSESR[15].
Voltage Monitor reset	The microcontroller has an embedded voltage monitor that generates a power-on reset when the core voltage gets out of a valid range, or when the I/O voltage falls below a threshold. This reset is also flagged by the PO RST bit in the SYSESR register, SYSESR[15]. <b>Note:</b> The voltage monitor is not an alternative for an external voltage supervisor.
Driving nRST pin low externally	Warm reset. This reset input is typically used in a system with multiple ICs and which requires that the microcontroller also gets reset whenever the other IC detects a fault condition. This reset is flagged by the EXT RST bit in the SYSESR, register SYSESR[3].
Oscillator failure	This reset is generated by the system module when the clock monitor detects an oscillator fail condition. Whether or not a reset is generated is also dictated by a register in the system module. This reset is flagged by the OSC RST bit in the SYSESR register, SYSESR[14].
Software reset	This reset is generated by the application software writing a 1 to bit 15 of System Exception Control Register (SYSECR) or a 0 to bit 14 of SYSECR. It is typically used by a bootloader type of code that uses a software reset to allow the code execution to branch to the application code once it is programmed into the program memory. This reset is flagged by the SW RST bit of the SYSESR register, SYSESR[4].
CPU reset	This reset is generated by the CPU self-test controller (LBIST) or by changing the memory protection (MMU/MPU) configuration in the CPURSTCR register. This reset is flagged by the CPU RST bit of the SYSESR register, SYSESR[5].
Debug reset	The ICEPICK logic implemented on the microcontroller allows a system reset to be generated via the debug logic. This reset is flagged by the DBG RST bit of the SYSESR register, SYSESR[13].
Watchdog reset	This reset is generated by the digital windowed watchdog (DWWD) module on the microcontroller. The DWWD can generate a reset whenever the watchdog service window is violated. This reset is also flagged by bit 13 of the SYSESR register, SYSESR[13].

The device nRST terminal is an I/O. It can be driven low by an external circuit to force a warm reset on the microcontroller. This terminal will be driven low as an output for a minimum of 8 peripheral clock (VCLK) cycles for any device system reset condition. As a result the EXT RST bit in the SYSESR register, SYSESR[3], gets set for all reset conditions listed in [Table 2-17](#). The nRST is driven low as an output for a longer duration during device power-up or whenever the power-on reset (nPORRST) is driven low externally. Refer the device datasheet for the electrical and timing specifications for the nRST.

### 2.4.2 Aborts

When the ARM Cortex-R4F processor's memory system cannot complete a memory access successfully, an abort is generated. An error occurring on an instruction fetch generates a **prefetch abort**. Errors occurring on data accesses generate **data aborts**. Aborts are also categorized as being either **precise** or **imprecise**.

#### 2.4.2.1 Prefetch Aborts

When a Prefetch Abort (PABT) occurs, the processor marks the prefetched instruction as invalid, but does not take the exception until the instruction is to be executed. If the instruction is not executed, for example because a branch occurs while it is in the pipeline, the abort does not take place.

All prefetch aborts are precise aborts.

#### 2.4.2.2 Data Aborts

An error occurring on a data memory access can generate a data abort. If the instruction generating the memory access is not executed, for example, because it fails its condition codes, or is interrupted, the data abort does not take place.

A Data Abort (DABT) can be either precise or imprecise, depending on the type of fault that caused it.

#### 2.4.2.3 Precise Aborts

A precise abort, also known as a synchronous abort, is one for which the exception is guaranteed to be taken on the instruction that generated the aborting memory access. The abort handler can use the value in the Link Register (r14\_abt) to determine which instruction generated the abort, and the value in the Saved Program Status Register (SPSR\_abt) to determine the state of the processor when the abort occurred.

#### 2.4.2.4 Imprecise Aborts

An imprecise abort, also known as an asynchronous abort, is one for which the exception is taken on a later instruction to the instruction that generated the aborting memory access. The abort handler cannot determine which instruction generated the abort, or the state of the processor when the abort occurred. Therefore, imprecise aborts are normally fatal.

Imprecise aborts can be generated by store instructions to normal-type or device-type memory. When the store instruction is committed, the data is normally written into a buffer that holds the data until the memory system has sufficient bandwidth to perform the write access. This gives read accesses higher priority. The write data can be held in the buffer for a long period, during which many other instructions can complete. If an error occurs when the write is finally performed, this generates an imprecise abort.

The TMS570LS31x/21x microcontroller architecture applies techniques at the system level to mitigate the impact of imprecise aborts. System level adoption of write status sidebands to the data path allow bus masters to comprehend imprecise aborts, turning them into precise aborts. In cases where this approach is not feasible, buffering bridges or other sources of imprecision may build a FIFO of current transactions such that an imprecise abort may be registered at the point of imprecision for later analysis.

##### ***Masking Of Imprecise Aborts:***

The nature of imprecise aborts means that they can occur while the processor is handling a different abort. If an imprecise abort generates a new exception in such a situation, the banked link register (R14\_abt) and the Saved Processor Status Register (SPSR\_abt) values are overwritten. If this occurs before the data is pushed to the stack in memory, the state information about the first abort is lost. To prevent this from happening, the Current Processor Status Register (CPSR) contains a mask bit to indicate that an imprecise abort cannot be accepted, the A-bit. When the A-bit is set, any imprecise abort that occurs is held pending by the processor until the A-bit is cleared, when the exception is actually taken. The A-bit is automatically set when abort, IRQ or FIQ exceptions are taken, and on reset. The application must only clear the A-bit in an abort handler after the state information has either been stacked to memory, or is no longer required.

---

##### **NOTE: Default Behavior for Imprecise Aborts**

The A-bit in the CPSR is set by default. This means that no imprecise abort exception will occur. The application must enable imprecise abort exception generation by clearing the A-bit of the CPSR.

---

#### 2.4.2.5 Conditions That Generate Aborts

An Abort is generated under the following conditions on the TMS570LS31x/21x microcontrollers.

- Access to an illegal address (a non-implemented address)
- Access to a protected address (protection violation)
- Parity / ECC / Time-out Error on a valid access

##### Illegal Addresses:

The illegal addresses and the responses to an access to these addresses are defined in [Table 2-12](#).

##### Addresses Protected By MPU:

Memory access permissions can be configured via the ARM Cortex-R4F processor's Memory Protection Unit (MPU). Please refer to the ARM Cortex-R4F TRM for more details on the MPU configuration.

A memory access violation is logged as a permission fault in the CPU's fault status register and the virtual address of the access is logged into the CPU's fault address register.

##### Protection of Peripheral Register and Memory Frames:

Accesses to the peripheral register and memory frames can be protected either by configuring the MPU or by configuring the Peripheral Central Resource (PCR) controller registers.

The PCR module PPROTSET<sub>x</sub> registers contain one bit per peripheral select quadrant. These bits define the access permissions to the peripheral register frames. If the CPU attempts to write to a peripheral register for which it does not have the correct permissions, a protection violation is detected and an Abort occurs.

Some modules also enforce register updates to only be allowed when the CPU is in a privileged mode of operation. If the CPU writes to these registers in user mode, the writes are ignored.

The PCR module PMPROTSET<sub>x</sub> registers contain one bit per peripheral memory frame. These bits define the access permissions to the peripheral memory frames. If the CPU attempts to write to a peripheral memory for which it does not have the correct permissions, a protection violation is detected and an Abort occurs.

---

##### NOTE: No Access Protection for Reads

The PCR PPROTSET<sub>x</sub> and PMPROTSET<sub>x</sub> registers protect the peripheral registers and memories against illegal writes by the CPU. The CPU can read from the peripheral registers and memories in both user and privileged modes.

---

#### 2.4.3 System Software Interrupts

The system module provides the capability of generating up to four software interrupts. A software interrupt is generated by writing the correct key value to either of the four System Software Interrupt Registers (SSIR<sub>x</sub>). The SSI registers also allow the application to provide a label for that software interrupt. This label is an 8-bit value that can then be used by the interrupt service routine to perform the required task based on the value provided. The source of the system software interrupt is reflected in the system software interrupt vector (SSIVEC) register.

## 2.5 System and Peripheral Control Registers

The following sections describe the system and peripheral control registers of the TMS570LS31x/21x microcontroller.

### 2.5.1 Primary System Control Registers (SYS)

This section describes the SYSTEM registers. These registers are broken up into two separate frames. The start address of the primary system module frame is FFFF FF00h and the end address is FFFF FFFFh. The start address of the secondary system module frame is FFFF E100h and the end address is FFFF E1FFh. The registers support 32-, 16-, and 8-bit writes. The offset is relative to the system module frame start address.

[Table 2-18](#) contains a summary figure of the system control registers.

**Table 2-18. Primary System Control Registers Summary**

Offset	Acronym	Register Description	Section
00h	SYSPC1	SYS Pin Control Register 1	<a href="#">Section 2.5.1.1</a>
04h	SYSPC2	SYS Pin Control Register 2	<a href="#">Section 2.5.1.2</a>
08h	SYSPC3	SYS Pin Control Register 3	<a href="#">Section 2.5.1.3</a>
0Ch	SYSPC4	SYS Pin Control Register 4	<a href="#">Section 2.5.1.4</a>
10h	SYSPC5	SYS Pin Control Register 5	<a href="#">Section 2.5.1.5</a>
14h	SYSPC6	SYS Pin Control Register 6	<a href="#">Section 2.5.1.6</a>
18h	SYSPC7	SYS Pin Control Register 7	<a href="#">Section 2.5.1.7</a>
1Ch	SYSPC8	SYS Pin Control Register 8	<a href="#">Section 2.5.1.8</a>
20h	SYSPC9	SYS Pin Control Register 9	<a href="#">Section 2.5.1.9</a>
30h	CSDIS	Clock Source Disable Register	<a href="#">Section 2.5.1.10</a>
34h	CSDISSET	Clock Source Disable Set Register	<a href="#">Section 2.5.1.11</a>
38h	CSDISCLR	Clock Source Disable Clear Register	<a href="#">Section 2.5.1.12</a>
3Ch	CDDIS	Clock Domain Disable Register	<a href="#">Section 2.5.1.13</a>
40h	CDDISSET	Clock Domain Disable Set Register	<a href="#">Section 2.5.1.14</a>
44h	CDDISCLR	Clock Domain Disable Clear Register	<a href="#">Section 2.5.1.15</a>
48h	GHVSRC	GCLK, HCLK, VCLK, and VCLK2 Source Register	<a href="#">Section 2.5.1.16</a>
4Ch	VCLKASRC	Peripheral Asynchronous Clock Source Register	<a href="#">Section 2.5.1.17</a>
50h	RCLKSRC	RTI Clock Source Register	<a href="#">Section 2.5.1.18</a>
54h	CSVSTAT	Clock Source Valid Status Register	<a href="#">Section 2.5.1.19</a>
58h	MSTGCR	Memory Self-Test Global Control Register	<a href="#">Section 2.5.1.20</a>
5Ch	MINITGCR	Memory Hardware Initialization Global Control Register	<a href="#">Section 2.5.1.21</a>
60h	MSIENA	Memory Self-Test/Initialization Enable Register	<a href="#">Section 2.5.1.22</a>
64h	Reserved	Reserved	
68h	MSTCGSTAT	MSTC Global Status Register	<a href="#">Section 2.5.1.23</a>
6Ch	MINISTAT	Memory Hardware Initialization Status Register	<a href="#">Section 2.5.1.24</a>
70h	PLLCTL1	PLL Control Register 1	<a href="#">Section 2.5.1.25</a>
74h	PLLCTL2	PLL Control Register 2	<a href="#">Section 2.5.1.26</a>
78h	SYSPC10	SYS Pin Control Register 10	<a href="#">Section 2.5.1.27</a>
7Ch	DIEIDL	Die Identification Register, Lower Word	<a href="#">Section 2.5.1.28</a>
80h	DIEDH	Die Identification Register, Upper Word	<a href="#">Section 2.5.1.29</a>
88h	LPOMONCTL	LPO/Clock Monitor Control Register	<a href="#">Section 2.5.1.30</a>
8Ch	CLKTEST	Clock Test Register	<a href="#">Section 2.5.1.31</a>
90h	DFTCTRLREG	DFT Control Register	<a href="#">Section 2.5.1.32</a>
94h	DFTCTRLREG2	DFT Control Register 2	<a href="#">Section 2.5.1.33</a>
98h-9Ch	Reserved	Reserved	
A0h	GPREG1	General Purpose Register	<a href="#">Section 2.5.1.34</a>

**Table 2-18. Primary System Control Registers Summary (continued)**

Offset	Acronym	Register Description	Section
A8h	IMPFASTS	Imprecise Fault Status Register	<a href="#">Section 2.5.1.35</a>
ACh	IMPFTADD	Imprecise Fault Write Address Register	<a href="#">Section 2.5.1.36</a>
B0h	SSIR1	System Software Interrupt Request 1 Register	<a href="#">Section 2.5.1.37</a>
B4h	SSIR2	System Software Interrupt Request 2 Register	<a href="#">Section 2.5.1.38</a>
B8h	SSIR3	System Software Interrupt Request 3 Register	<a href="#">Section 2.5.1.39</a>
BCh	SSIR4	System Software Interrupt Request 4 Register	<a href="#">Section 2.5.1.40</a>
C0h	RAMGCR	RAM Control Register	<a href="#">Section 2.5.1.41</a>
C4h	BMMCR1	Bus Matrix Module Control Register 1	<a href="#">Section 2.5.1.42</a>
C8h	Reserved	Reserved	
CCh	CPURSTCR	CPU Reset Control Register	<a href="#">Section 2.5.1.43</a>
D0h	CLKCNTL	Clock Control Register	<a href="#">Section 2.5.1.44</a>
D4h	ECPCNTL	ECP Control Register	<a href="#">Section 2.5.1.45</a>
DCh	DEVCR1	DEV Parity Control Register 1	<a href="#">Section 2.5.1.46</a>
E0h	SYSECR	System Exception Control Register	<a href="#">Section 2.5.1.47</a>
E4h	SYSESRR	System Exception Status Register	<a href="#">Section 2.5.1.48</a>
E8h	SYSTASR	System Test Abort Status Register	<a href="#">Section 2.5.1.49</a>
ECh	GLBSTAT	Global Status Register	<a href="#">Section 2.5.1.50</a>
F0h	DEVID	Device Identification Register	<a href="#">Section 2.5.1.51</a>
F4h	SSIVEC	Software Interrupt Vector Register	<a href="#">Section 2.5.1.52</a>
F8h	SSIF	System Software Interrupt Flag Register	<a href="#">Section 2.5.1.53</a>

### 2.5.1.1 SYS Pin Control Register 1 (SYSPC1)

The SYSPC1 register, shown in [Figure 2-6](#) and described in [Table 2-19](#), controls the function of the ECLK pin.

**Figure 2-6. SYS Pin Control Register 1 (SYSPC1) [offset = 00h]**

31	Reserved		16
	R-0		
15	1	0	
	Reserved	ECPCLKFUN	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-19. SYS Pin Control Register 1 (SYSPC1) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	ECPCLKFUN	0	ECLK function. This bit changes the function of the ECLK pin. ECLK is in GIO mode.
		1	ECLK is in functional mode as a clock output.
<b>Note:</b> Proper ECLK duty cycle is not assured until 1 ECLK cycle has elapsed after switching into functional mode.			

### 2.5.1.2 SYS Pin Control Register 2 (SYSPC2)

The SYSPC2 register, shown in [Figure 2-7](#) and described in [Table 2-20](#), controls whether the pin is an input or an output when in GIO mode.

**Figure 2-7. SYS Pin Control Register 2 (SYSPC2) [offset = 04h]**

31	Reserved		16
	R-0		
15	1	0	
	Reserved	ECPCLKDIR	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-20. SYS Pin Control Register 2 (SYSPC2) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	ECPCLKDIR	0	ECLK data direction. This bit controls the direction of the ECLK pin when it is configured to be in GIO mode only. The ECLK pin is an input. <b>Note:</b> If the pin direction is set as an input , the output buffer is tristated.
		1	The ECLK pin is an output. <b>Note:</b> The ECLK pin is placed into GIO mode by clearing the ECPCLKFUN bit to 0 in the SYSPC1 register.

### 2.5.1.3 SYS Pin Control Register 3 (SYSPC3)

The SYSPC3 register, shown in [Figure 2-8](#) and described in [Table 2-21](#), displays the logic state of the ECLK pin when it is in GIO mode.

**Figure 2-8. SYS Pin Control Register 3 (SYSPC3) [offset = 08h]**

31	Reserved		16
	R-0		
15	Reserved	1	0
	R-0	ECPCLKDIN	R-U

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -U = Undefined

**Table 2-21. SYS Pin Control Register 3 (SYSPC3) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	ECPCLKDIN		ECLK data in. This bit displays the logic state of the ECLK pin when it is configured to be in GIO mode.
		0	The ECLK pin is at logic low (0).
		1	The ECLK pin is at logic high (1).

### 2.5.1.4 SYS Pin Control Register 4 (SYSPC4)

The SYSPC4 register, shown in [Figure 2-9](#) and described in [Table 2-22](#), controls the logic level output function of the ECLK pin when it is configured as an output in GIO mode.

**Figure 2-9. SYS Pin Control Register 4 (SYSPC4) [offset = 0Ch]**

31	Reserved		16
	R-0		
15	Reserved	1	0
	R-0	ECPCLKDOUT	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-22. SYS Pin Control Register 4 (SYSPC4) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	ECPCLKDOUT		ECLK data out write. This bit is only active when the ECLK pin is configured to be in GIO mode. Writes to this bit will only take effect when the ECLK pin is configured as an output in GIO mode. The current logic state of the ECLK pin will be displayed by this bit in both input and output GIO mode.
		0	The ECLK pin is driven to logic low (0).
		1	The ECLK pin is driven to logic high (1).
			<b>Note:</b> The ECLK pin is placed into GIO mode by setting the ECPCLKFUN bit to 0 in the SYSPC1 register. The ECLK pin is placed in output mode by setting the ECPCLKDIR bit to 1 in the SYSPC2 register.

### 2.5.1.5 SYS Pin Control Register 5 (SYSPC5)

The SYSPC5 register, shown in [Figure 2-10](#) and described in [Table 2-23](#), controls the set function of the ECLK pin when it is configured as an output in GIO mode.

**Figure 2-10. SYS Pin Control Register 5 (SYSPC5) [offset = 10h]**

31			16
	Reserved		
15	R-0	1	0
	Reserved	ECPCLKSET	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-23. SYS Pin Control Register 5 (SYSPC5) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	ECPCLKSET	0 1	ECLK data out set. This bit drives the output of the ECLK pin high when set in GIO output mode.  <i>Write:</i> Writing a 0 has no effect. <i>Write:</i> The ECLK pin is driven to logic high (1).  <b>Note:</b> The current logic state of the ECPCLKDOUT bit will also be displayed by this bit when the pin is configured in GIO output mode.  <b>Note:</b> The ECLK pin is placed into GIO mode by setting the ECPCLKFUN bit to 0 in the SYSPC1 register. The ECLK pin is placed in output mode by setting the ECPCLKDIR bit to 1 in the SYSPC2 register.

### 2.5.1.6 SYS Pin Control Register 6 (SYSPC6)

The SYSPC6 register, shown in [Figure 2-11](#) and described in [Table 2-24](#), controls the clear function of the ECLK pin when it is configured as an output in GIO mode..

**Figure 2-11. SYS Pin Control Register 6 (SYSPC6) [offset = 14h]**

31			16
	Reserved		
15	R-0	1	0
	Reserved	ECPCLKCLR	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-24. SYS Pin Control Register 6 (SYSPC6) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	ECPCLKCLR	0 1	ECLK data out clear. This bit drives the output of the ECLK pin low when set in GIO output mode.  <i>Write:</i> The ECLK pin value is unchanged. <i>Write:</i> The ECLK pin is driven to logic low (0).  <b>Note:</b> The current logic state of the ECPCLKDOUT bit will also be displayed by this bit when the pin is configured in GIO output mode.  <b>Note:</b> The ECLK pin is placed into GIO mode by setting the ECPCLKFUN bit to 0 in the SYSPC1 register. The ECLK pin is placed in output mode by setting the ECPCLKDIR bit to 1 in the SYSPC2 register.

### 2.5.1.7 SYS Pin Control Register 7 (SYSPC7)

The SYSPC7 register, shown in [Figure 2-12](#) and described in [Table 2-25](#), controls the open drain function of the ECLK pin.

**Figure 2-12. SYS Pin Control Register 7 (SYSPC7) [offset = 18h]**

31	Reserved		16
	R-0		
15	Reserved	1	0
	R-0	ECPCLKODE R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-25. SYS Pin Control Register 7 (SYSPC7) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	ECPCLKODE	0 1	ECLK open drain enable. This bit is only active when ECLK is configured to be in GIO mode. The ECLK pin is configured in push/pull (normal GIO) mode. The ECLK pin is configured in open drain mode. The ECPCLKDOUT bit in the SYSPC4 register controls the state of the ECLK output buffer: ECPCLKDOUT = 0 The ECLK output buffer is driven low ECPCLKDOUT = 1 The ECLK output buffer is tristated <b>Note: The ECLK pin is placed into GIO mode by setting the ECPCLKFUN bit to 0 in the SYSPC1 register.</b>

### 2.5.1.8 SYS Pin Control Register 8 (SYSPC8)

The SYSPC8 register, shown in [Figure 2-13](#) and described in [Table 2-26](#), controls the pull enable function of the ECLK pin when it is configured as an input in GIO mode.

**Figure 2-13. SYS Pin Control Register 8 (SYSPC8) [offset = 1Ch]**

31	Reserved		16
	R-0		
15	Reserved	1	0
	R-0	ECPCLKPUE R/W-D	

LEGEND: R/W = Read/Write; R = Read only; D = Device Specific; -n = value after reset

**Table 2-26. SYS Pin Control Register 8 (SYSPC8) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	ECPCLKPUE	0 1	ECLK pull enable. Writes to this bit will only take effect when the ECLK pin is configured as an input in GIO mode. ECLK pull enable is active. ECLK pull enable is inactive. <b>Note: The pull direction (up/down) is selected by the ECPCLKPS bit in the SYSPC9 register.</b> <b>Note: The ECLK pin is placed into GIO mode by setting the ECPCLKFUN bit to 0 in the SYSPC1 register. The ECLK pin is placed in input mode by setting the ECPCLKDIR bit to 0 in the SYSPC2 register.</b>

### 2.5.1.9 SYS Pin Control Register 9 (SYSPC9)

The SYSPC9 register, shown in [Figure 2-14](#) and described in [Table 2-27](#), controls the pull up/pull down configuration of the ECLK pin when it is configured as an input in GIO mode.

**Figure 2-14. SYS Pin Control Register 9 (SYSPC9) [offset = 20h]**

31			16
	Reserved		
	R-0		
15	1	0	
	Reserved		ECPCLKPS
	R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-27. SYS Pin Control Register 9 (SYSPC9) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	ECPCLKPS	0 1	ECLK pull up/pull down select. This bit is only active when ECLK is configured as an input in GIO mode and the pull up/pull down logic is enabled. ECLK pull down is selected, when pull up/pull down logic is enabled. ECLK pull up is selected, when pull up/pull down logic is enabled. <b>Note:</b> The ECLK pin pull up/pull down logic is enabled by setting the ECPCLKPUE bit to 0 in the SYSPC8 register. <b>Note:</b> The ECLK pin is placed into GIO mode by setting the ECPCLKFUN bit to 0 in the SYSPC1 register. The ECLK pin is placed in input mode by setting the ECPCLKDIR bit to 0 in the SYSPC2 register.

### 2.5.1.10 Clock Source Disable Register (CSDIS)

The CSDIS register, shown in [Figure 2-15](#) and described in [Table 2-28](#), controls and displays the state of the device clock sources.

**Figure 2-15. Clock Source Disable Register (CSDIS) [offset = 30h]**

31	Reserved								8
R-0									
7	6	5	4	3	2	1	0		
CLKSR7OFF	CLKSR6OFF	CLKSR5OFF	CLKSR4OFF	CLKSR3OFF	Reserved	CLKSR1OFF	CLKSR0OFF		

R/WP-1      R/WP-1      R/WP-0      R/WP-0      R/WP-1      R-1      R/WP-1      R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-28. Clock Source Disable Register (CSDIS) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reads return 0. Writes have no effect.
7-3	CLKSR[7-3]OFF	0	Clock source[7-3] off. Clock source[7-3] is enabled. Clock source[7-3] is disabled. <b>Note: On wakeup, only clock sources 0, 4 and 5 are enabled.</b>
2	Reserved		Reads return one. Writes have no effect.
1-0	CLKSR[1-0]OFF	0	Clock source[1-0] off. Clock source[1-0] is enabled. Clock source[1-0] is disabled. <b>Note: On wakeup, only clock sources 0, 4 and 5 are enabled.</b>

**Table 2-29. Clock Sources Table**

Clock Source #	Clock Source Name
Clock Source 0	Oscillator
Clock Source1	PLL1
Clock Source 2	Not Implemented
Clock Source 3	EXTCLKIN
Clock Source 4	Low Frequency LPO (Low Power Oscillator) clock
Clock Source 5	High frequency LPO (Low Power Oscillator) clock
Clock Source 6	PLL2
Clock Source 7	EXTCLKIN2

---

**NOTE:** Non implemented clock sources should not be enabled or used.

---

### 2.5.1.11 Clock Source Disable Set Register (CSDISSET)

The CSDISSET register, shown in [Figure 2-16](#) and described in [Table 2-30](#), sets clock sources to the disabled state.

**Figure 2-16. Clock Source Disable Set Register (CSDISSET) [offset = 34h]**

31	Reserved								8
								R-0	
7	6	5	4	3	2	1	0		
SETCLKSR7OFF	SETCLKSR6OFF	SETCLKSR5OFF	SETCLKSR4OFF	SETCLKSR3OFF	Reserved	SETCLKSR1OFF	SETCLKSR0OFF		
R/WP-1	R/WP-1	R/WP-0	R/WP-0	R/WP-1	R-1	R/WP-1	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-30. Clock Source Disable Set Register (CSDISSET) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reads return 0. Writes have no effect.
7-3	SETCLKSR[7-3] OFF	0	Set clock source[7-3] to the disabled state.  <i>Read:</i> Clock source[7-3] is enabled. <i>Write:</i> Clock source[7-3] is unchanged.  <i>Read:</i> Clock source[7-3] is disabled. <i>Write:</i> Clock source[7-3] is set to the disabled state.  <b>Note:</b> After a new clock source disable bit is set via the CSDISSET register, the new status of the bit will be reflected in the CSDIS register (offset 30h), the CSDISSET register (offset 34h) and the CSDISCLR register (offset 38h).
2	Reserved		Reads return one. Writes have no effect.
1-0	SETCLKSR[1-0] OFF	0	Set clock source[1-0] to the disabled state.  <i>Read:</i> Clock source[1-0] is enabled. <i>Write:</i> Clock source[1-0] is unchanged.  <i>Read:</i> Clock source[1-0] is disabled. <i>Write:</i> Clock source[1-0] is set to the disabled state.  <b>Note:</b> After a new clock source disable bit is set via the CSDISSET register, the new status of the bit will be reflected in the CSDIS register (offset 30h), the CSDISSET register (offset 34h) and the CSDISCLR register (offset 38h).

---

**NOTE:** A list of the available clock sources is shown in the [Clock Sources Table](#).

---

### 2.5.1.12 Clock Source Disable Clear Register (CSDISCLR)

The CSDISCLR register, shown in [Figure 2-17](#) and described in [Table 2-31](#), clears clock sources to the enabled state.

**Figure 2-17. Clock Source Disable Clear Register (CSDISCLR) [offset = 38h]**

31	Reserved								8							
								R-0								
7	6	5	4	3	2	1	0	CLRCLKSR7OFF	CLRCLKSR6OFF	CLRCLKSR5OFF	CLRCLKSR4OFF	CLRCLKSR3OFF	Reserved	CLRCLKSR1OFF	CLRCLKSR0OFF	
R/WP-1	R/WP-1	R/WP-0	R/WP-0	R/WP-1	R-1	R/WP-1	R/WP-0									

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-31. Clock Source Disable Clear Register (CSDISCLR) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reads return 0. Writes have no effect.
7-3	CLRCLKSR[7-3] OFF	0	Enables clock source[7-3]. <i>Read:</i> Clock source[7-3] is enabled. <i>Write:</i> Clock source[7-3] is unchanged. <i>Read:</i> Clock source[7-3] is disabled. <i>Write:</i> Clock source[7-3] is set to the disabled state. <b>Note:</b> After a new clock source disable bit is set via the CSDISSET register, the new status of the bit will be reflected in the CSDIS register (offset 30h), the CSDISSET register (offset 34h) and the CSDISCLR register (offset 38h).
2	Reserved		Reads return one. Writes have no effect.
1-0	CLRCLKSR[1-0] OFF	0	Enables clock source[1-0]. <i>Read:</i> Clock source[1-0] is enabled. <i>Write:</i> Clock source[1-0] is unchanged. <i>Read:</i> Clock source[1-0] is disabled. <i>Write:</i> Clock source[1-0] is set to the disabled state. <b>Note:</b> After a new clock source disable bit is set via the CSDISSET register, the new status of the bit will be reflected in the CSDIS register (offset 30h), the CSDISSET register (offset 34h) and the CSDISCLR register (offset 38h).

---

**NOTE:** A list of the available clock sources is shown in the [Clock Sources Table](#).

---

### 2.5.1.13 Clock Domain Disable Register (CDDIS)

The CDDIS register, shown in [Figure 2-18](#) and described in [Table 2-32](#), controls the state of the clock domains.

**NOTE:** All the clock domains are enabled on wakeup.

The application should guarantee that when HCLK and VCLK\_sys are turned off through the HCLKOFF bit, the GCLK domain is also turned off.

**Figure 2-18. Clock Domain Disable Register (CDDIS) [offset = 3Ch]**

31	Reserved								16
	R-0								
15	Reserved			12	VCLKA4OFF	VCLKA3OFF	10	Reserved	8
	R-0				R/WP-0	R/WP-0		R/WP-0	R/WP-0
7	6	5	4	3	2	1	0		
Reserved	RTICLK1OFF	VCLKA2OFF	VCLKA1OFF	VCLK2OFF	VCLKPOFF	HCLKOFF	GCLKOFF		
R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-32. Clock Domain Disable Register (CDDIS) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Read returns 0. Writes have no effect.
11-10	VCLKA[4-3]OFF	0	VCLKA[4-3] domain off.
		1	The VCLKA[4-3] domain is enabled.
		1	The VCLKA[4-3] domain is disabled.
9	Reserved		Reads return zero or one and privilege mode writes allowed.
8	VCLK3OFF	0	VCLK3 domain off.
		1	The VCLK3 domain is enabled.
		1	The VCLK3 domain is disabled.
7	Reserved		Reads return zero or one and privilege mode writes allowed.
7-6	RTICLK1OFF	0	RTICLK1 domain off.
		1	The RTICLK1 domain is enabled.
		1	The RTICLK1 domain is disabled.
5-4	VCLKA[2-1]OFF	0	VCLKA[2-1] domain off.
		1	The VCLKA[2-1] domain is enabled.
		1	The VCLKA[2-1] domain is disabled.
3	VCLK2OFF	0	VCLK2 domain off.
		1	The VCLK2 domain is enabled.
		1	The VCLK2 domain is disabled.
2	VCLKPOFF	0	VCLK_periph domain off.
		1	The VCLK_periph domain is enabled.
		1	The VCLK_periph domain is disabled.
1	HCLKOFF	0	HCLK and VCLK_sys domains off.
		1	The HCLK and VCLK_sys domains are enabled.
		1	The HCLK and VCLK_sys domains are disabled.
0	GCLKOFF	0	GCLK domain off.
		1	The GCLK domain is enabled.
		1	The GCLK domain is disabled.

### 2.5.1.14 Clock Domain Disable Set Register (CDDISSET)

This CDDISSET register, shown in [Figure 2-19](#) and described in [Table 2-33](#), sets clock domains to the disabled state.

**Figure 2-19. Clock Domain Disable Set Register (CDDISSET) [offset = 40h]**

31	Reserved								16
R-0									
15	Reserved	12	11	10	9	8			
R-0		SETVCLKA4OFF	SETVCLKA3OFF	Reserved	SETVCLK3OFF				
7	6	5	4	3	2	1	0		
Reserved	SETRTI1CLKOFF	SETVCLKA2OFF	CLKVCLKA1OFF	CLKVCLK2OFF	CLKVCLKPOFF	CLRHCLKOFF	CLRGCLKOFF		
R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-33. Clock Domain Disable Set Register (CDDISSET) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Read returns 0. Writes have no effect.
11-10	SETVCLKA[4-3] OFF	0	Set VCLKA[4-3] domain. <i>Read:</i> The VCLKA[4-3] domain is enabled. <i>Write:</i> The VCLKA[4-3] domain is unchanged. <i>Read:</i> The VCLKA[4-3] domain is disabled. <i>Write:</i> The VCLKA[4-3] domain is set to the enabled state.
9	Reserved	0	Reads return zero or one and privilege mode writes allowed.
8	SETVCLK3OFF	0	Set VCLK3 domain. <i>Read:</i> The VCLK3 domain is enabled. <i>Write:</i> The VCLK3 domain is unchanged. <i>Read:</i> The VCLK3 domain is disabled. <i>Write:</i> The VCLK3 domain is set to the enabled state.
7	Reserved	0	Reads return zero or one and privilege mode writes allowed.
6	SETRTI1CLKOFF	0	Set RTICLK1 domain. <i>Read:</i> The RTICLK1 domain is enabled. <i>Write:</i> The RTICLK1 domain is unchanged. <i>Read:</i> The RTICLK1 domain is disabled. <i>Write:</i> The RTICLK1 domain is set to the enabled state.
5	SETTVCCLKA2OFF	0	Set VCLKA2 domain. <i>Read:</i> The VCLKA2 domain is enabled. <i>Write:</i> The VCLKA2 domain is unchanged. <i>Read:</i> The VCLKA2 domain is disabled. <i>Write:</i> The VCLKA2 domain is set to the enabled state.
4	SETVCLKA1OFF	0	Set VCLKA1 domain. <i>Read:</i> The VCLKA1 domain is enabled. <i>Write:</i> The VCLKA1 domain is unchanged. <i>Read:</i> The VCLKA1 domain is disabled. <i>Write:</i> The VCLKA1 domain is set to the enabled state.

**Table 2-33. Clock Domain Disable Set Register (CDDISSET) Field Descriptions (continued)**

Bit	Field	Value	Description
3	SETVCLK2OFF	0	Set VCLK2 domain. <i>Read</i> : The VCLK2 domain is enabled. <i>Write</i> : The VCLK2 domain is unchanged.
		1	<i>Read</i> : The VCLK2 domain is disabled. <i>Write</i> : The VCLK2 domain is set to the enabled state.
2	SETVCLKPOFF	0	Set VCLK_periph domain. <i>Read</i> : The VCLK_periph domain is enabled. <i>Write</i> : The VCLK_periph domain is unchanged.
		1	<i>Read</i> : The VCLK_periph domain is disabled. <i>Write</i> : The VCLK_periph domain is set to the enabled state.
1	SETHCLKOFF	0	Set HCLK and VCLK_sys domains. <i>Read</i> : The HCLK and VCLK_sys domain is enabled. <i>Write</i> : The HCLK and VCLK_sys domain is unchanged.
		1	<i>Read</i> : The HCLK and VCLK_sys domain is disabled. <i>Write</i> : The HCLK and VCLK_sys domain is set to the enabled state.
0	SETGCLKOFF	0	Set GCLK domain. <i>Read</i> : The GCLK domain is enabled. <i>Write</i> : The GCLK domain is unchanged.
		1	<i>Read</i> : The GCLK domain is disabled. <i>Write</i> : The GCLK domain is set to the enabled state.

### 2.5.1.15 Clock Domain Disable Clear Register (CDDISCLR)

The CDDISCLR register, shown in [Figure 2-20](#) and described in [Table 2-34](#), clears clock domains to the enabled state.

**Figure 2-20. Clock Domain Disable Clear Register (CDDISCLR) [offset = 44h]**

31	Reserved								16
R-0									
15	Reserved	12	11	10	9	8			
			CLRVCLKA4OFF	CLRVCLKA3OFF	Reserved	CLRVCLK3OFF			
	R-0		R/WP-0	R/WP-0	R/WP-0	R/WP-0			
7	Reserved	6	5	4	3	2	1	0	
	CLRRTI1CLKOFF	CLRVCLKA2OFF	CLRVCLKA1OFF	CLRVCLK2OFF	CLRVCLKPOFF	CLRHCLKOFF	CLRGCLKOFF		
	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-34. Clock Domain Disable Clear Register (CDDISCLR) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Read returns 0. Writes have no effect.
11-10	CLRVCLKA[4-3]OFF	0	Clear VCLKA[4-3] domain. <i>Read</i> : The VCLKA[4-3] domain is enabled. <i>Write</i> : The VCLKA[4-3] domain is unchanged.
		1	<i>Read</i> : The VCLKA[4-3] domain is disabled. <i>Write</i> : The VCLKA[4-3] domain is cleared to the enabled state.
9	Reserved	0	Reads return zero or one and privilege mode writes allowed.

**Table 2-34. Clock Domain Disable Clear Register (CDDISCLR) Field Descriptions (continued)**

Bit	Field	Value	Description
8	CLRVCLK3OFF	0	Clear VCLK3 domain. <i>Read:</i> The VCLK3 domain is enabled. <i>Write:</i> The VCLK3 domain is unchanged.
		1	<i>Read:</i> The VCLK3 domain is disabled. <i>Write:</i> The VCLK3 domain is cleared to the enabled state.
7	Reserved	0	Reads return zero or one and privilege mode writes allowed.
6	CLRRTI1CLKOFF	0	Clear RTICLK1 domain. <i>Read:</i> The RTICLK1 domain is enabled. <i>Write:</i> The RTICLK1 domain is unchanged.
		1	<i>Read:</i> The RTICLK1 domain is disabled. <i>Write:</i> The RTICLK1 domain is cleared to the enabled state.
5	CLRTVCLKA2OFF	0	Clear VCLKA2 domain. <i>Read:</i> The VCLKA2 domain is enabled. <i>Write:</i> The VCLKA2 domain is unchanged.
		1	<i>Read:</i> The VCLKA2 domain is disabled. <i>Write:</i> The VCLKA2 domain is cleared to the enabled state.
4	CLRVCLKA1OFF	0	Clear VCLKA1 domain. <i>Read:</i> The VCLKA1 domain is enabled. <i>Write:</i> The VCLKA1 domain is unchanged.
		1	<i>Read:</i> The VCLKA1 domain is disabled. <i>Write:</i> The VCLKA1 domain is cleared to the enabled state.
3	CLRVCLK2OFF	0	Clear VCLK2 domain. <i>Read:</i> The VCLK2 domain is enabled. <i>Write:</i> The VCLK2 domain is unchanged.
		1	<i>Read:</i> The VCLK2 domain is disabled. <i>Write:</i> The VCLK2 domain is cleared to the enabled state.
2	CLRVCLKPOFF	0	Clear VCLK_periph domain. <i>Read:</i> The VCLK_periph domain is enabled. <i>Write:</i> The VCLK_periph domain is unchanged.
		1	<i>Read:</i> The VCLK_periph domain is disabled. <i>Write:</i> The VCLK_periph domain is cleared to the enabled state.
1	CLRHCLKOFF	0	Clear HCLK and VCLK_sys domains. <i>Read:</i> The HCLK and VCLK_sys domain is enabled. <i>Write:</i> The HCLK and VCLK_sys domain is unchanged.
		1	<i>Read:</i> The HCLK and VCLK_sys domain is disabled. <i>Write:</i> The HCLK and VCLK_sys domain is cleared to the enabled state.
0	CLRGCLKOFF	0	Clear GCLK domain. <i>Read:</i> The GCLK domain is enabled. <i>Write:</i> The GCLK domain is unchanged.
		1	<i>Read:</i> The GCLK domain is disabled. <i>Write:</i> The GCLK domain is cleared to the enabled state.

### 2.5.1.16 GCLK, HCLK, VCLK, and VCLK2 Source Register (GHVSRC)

The GHVSRC register, shown in [Figure 2-21](#) and described in [Table 2-35](#), controls the clock source configuration for the GCLK, HCLK, VCLK and VCLK2 clock domains.

**Figure 2-21. GCLK, HCLK, VCLK, and VCLK2 Source Register (GHVSRC) [offset = 48h]**

31	28	27	24	23	20	19	16
Reserved		GHVWAKE		Reserved		HVLPM	
R-0		R/WP-0		R-0		R/WP-0	
15					4	3	0
		Reserved				GHVSRC	
		R-0				R/WP-0	

LEGEND: R = Read only; R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset

**Table 2-35. GCLK, HCLK, VCLK, and VCLK2 Source Register (GHVSRC) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Read returns 0. Writes have no effect.
27-24	GHVWAKE	0	GCLK, HCLK, VCLK, VCLK2 source on wakeup.
		1h	Clock source0 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		2h	Clock source1 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		3h	Clock source2 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		4h	Clock source3 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		5h	Clock source4 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		6h	Clock source5 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		7h	Clock source6 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		8h-Fh	Clock source7 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
			Reserved - These values should not be used.
23-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	HVLPM	0	HCLK, VCLK, VCLK2 source on wakeup when GCLK is turned off.
		1h	Clock source0 is the source for HCLK, VCLK, VCLK2 on wakeup.
		2h	Clock source1 is the source for HCLK, VCLK, VCLK2 on wakeup.
		3h	Clock source2 is the source for HCLK, VCLK, VCLK2 on wakeup.
		4h	Clock source3 is the source for HCLK, VCLK, VCLK2 on wakeup.
		5h	Clock source4 is the source for HCLK, VCLK, VCLK2 on wakeup.
		6h	Clock source5 is the source for HCLK, VCLK, VCLK2 on wakeup.
		7h	Clock source6 is the source for HCLK, VCLK, VCLK2 on wakeup.
		8h-Fh	Clock source7 is the source for HCLK, VCLK, VCLK2 on wakeup.
			Reserved - These values should not be used.
15-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	GHVSRC	0	GCLK, HCLK, VCLK, VCLK2 current source.  <b>Note:</b> The GHVSRC[3-0] bits are updated with the HVLPM[3-0] setting when GCLK is turned off, and are updated with the GHVWAKE[3-0] setting on system wakeup.
		1h	Clock source0 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		2h	Clock source1 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		3h	Clock source2 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		4h	Clock source3 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		5h	Clock source4 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		6h	Clock source5 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		7h	Clock source6 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
		8h-Fh	Clock source7 is the source for GCLK, HCLK, VCLK, VCLK2 on wakeup.
			Reserved - These values should not be used.

---

**NOTE:** Non implemented clock sources should not be enabled or used. A list of the available clock sources is shown in the [Clock Sources Table](#).

---

### 2.5.1.17 Peripheral Asynchronous Clock Source Register (VCLKASRC)

The VCLKASRC register, shown in [Figure 2-22](#) and described in [Table 2-36](#), sets the clock source for the asynchronous peripheral clock domains to be configured to run from a specific clock source.

**Figure 2-22. Peripheral Asynchronous Clock Source Register (VCLKASRC) [offset = 4Ch]**

31	Reserved								16
R-0									
15	12	11	8	7	4	3	0		
Reserved		VCLKA2S		Reserved		VCLKA1S			
R-0		R/WP-9h		R-0		R/WP-9h			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-36. Peripheral Asynchronous Clock Source Register (VCLKASRC) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	VCLKA2S	0	Peripheral asynchronous clock2 source.
		1h	Clock source0 is the source for peripheral asynchronous clock2.
		2h	Clock source1 is the source for peripheral asynchronous clock2.
		3h	Clock source2 is the source for peripheral asynchronous clock2.
		4h	Clock source3 is the source for peripheral asynchronous clock2.
		5h	Clock source4 is the source for peripheral asynchronous clock2.
		6h	Clock source5 is the source for peripheral asynchronous clock2.
		7h	Clock source6 is the source for peripheral asynchronous clock2.
		8h-Fh	Clock source7 is the source for peripheral asynchronous clock2.
			VCLK is the source for peripheral asynchronous clock2.
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	VCLKA1S	0	Peripheral asynchronous clock1 source.
		1h	Clock source0 is the source for peripheral asynchronous clock1.
		2h	Clock source1 is the source for peripheral asynchronous clock1.
		3h	Clock source2 is the source for peripheral asynchronous clock1.
		4h	Clock source3 is the source for peripheral asynchronous clock1.
		5h	Clock source4 is the source for peripheral asynchronous clock1.
		6h	Clock source5 is the source for peripheral asynchronous clock1.
		7h	Clock source6 is the source for peripheral asynchronous clock1.
		8h-Fh	Clock source7 is the source for peripheral asynchronous clock1.
			VCLK is the source for peripheral asynchronous clock1.

---

**NOTE:** Non implemented clock sources should not be enabled or used. A list of the available clock sources is shown in the [Clock Sources Table](#).

---

### 2.5.1.18 RTI Clock Source Register (RCLKSRC)

The RCLKSRC register, shown in [Figure 2-23](#) and described in [Table 2-37](#), controls the RTI (Real Time Interrupt) clock source selection.

---

**NOTE: Important constraint when the RTI clock source is not VCLK**

If the RTIx clock source is chosen to be anything other than the default VCLK, then the RTI clock needs to be at least three times slower than the VCLK. This can be achieved by configuring the RTIxCLK divider in this register. This divider is internally bypassed when the RTIx clock source is VCLK.

---

**Figure 2-23. RTI Clock Source Register (RCLKSRC) [offset = 50h]**

31	26	25	24	23	20	19	16
Reserved							
R-0	R/WP-1h		R-0	R/WP-9h			
15	10	9	8	7	4	3	0
Reserved	RTI1DIV	RTI1DIV	Reserved	RTI1SRC			
R-0	R/WP-1h	R/WP-1h	R-0	R/WP-9h			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-37. RTI Clock Source Register (RCLKSRC) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Read returns 0. Writes have no effect.
25-24	Reserved	0	Reads return value and privilege mode writes allowed.
23-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	Reserved	0	Reads return value and privilege mode writes allowed.
15-10	Reserved	0	Read returns 0. Writes have no effect.
9-8	RTI1DIV	0 1h 2h 3h	RTI clock1 Divider. RTICLK1 divider value is 1. RTICLK1 divider value is 2. RTICLK1 divider value is 4. RTICLK1 divider value is 8.
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	RTI1SRC	0 1h 2h 3h 4h 5h 6h 7h 8h-Fh	RTI clock1 source. Clock source0 is the source for RTICLK1. Clock source1 is the source for RTICLK1. Clock source2 is the source for RTICLK1. Clock source3 is the source for RTICLK1. Clock source4 is the source for RTICLK1. Clock source5 is the source for RTICLK1. Clock source6 is the source for RTICLK1. Clock source7 is the source for RTICLK1. VCLK is the source for RTICLK1.

---

**NOTE:** A list of the available clock sources is shown in the [Clock Sources Table](#).

---

### 2.5.1.19 Clock Source Valid Status Register (CSVSTAT)

The CSVSTAT register, shown in [Figure 2-24](#) and described in [Table 2-38](#), indicates the status of usable clock sources.

**Figure 2-24. Clock Source Valid Status Register (CSVSTAT) [offset = 54h]**

31	Reserved								8
									R-0
7	6	5	4	3	2	1	0		
CLKSR7V	CLKSR6V	CLKSR5V	CLKSR4V	CLKSR3V	Reserved	CLKSR1V	CLKSR0V		
R-1	R-0	R-0	R-1	R-1	R-0	R-0	R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-38. Clock Source Valid Register (CSVSTAT) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved.	0	Reads return 0. Writes have no effect.
7-3	CLKSR[7-3]V	0 1	Clock source[7-0] valid. Clock source[7-0] is not valid. Clock source[7-0] is valid. <b>Note: If the valid bit of the source of a clock domain is not set (i.e., the clock source is not fully stable), the respective clock domain is disabled by the Global Clock Module (GCM).</b>
2	Reserved.	0	Reads return 0. Writes have no effect.
1-0	CLKSR[1-0]V	0 1	Clock source[1–0] valid. Clock source[1–0] is not valid. Clock source[1–0] is valid. <b>Note: If the valid bit of the source of a clock domain is not set (i.e., the clock source is not fully stable), the respective clock domain is disabled.</b>

---

**NOTE:** A list of the available clock sources is shown in the [Clock Sources Table](#).

---

### 2.5.1.20 Memory Self-Test Global Control Register (MSTGCR)

The MSTGCR register, shown in [Figure 2-25](#) and described in [Table 2-39](#), controls several aspects of the PBIST (Programmable Built-In Self Test) memory controller.

**Figure 2-25. Memory Self-Test Global Control Register (MSTGCR) [offset = 58h]**

31	Reserved								16
R-0									
15	Reserved	10	9	8	7	4	3	0	
	R-0		ROM_DIV		Reserved		MSTGENA		R/WP-5h

LEGEND: R = Read only; R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset

**Table 2-39. Memory Self-Test Global Control Register (MSTGCR) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Read returns 0. Writes have no effect.
9-8	ROM_DIV	0	Prescaler divider bits for ROM clock source. ROM clock source is HCLK divided by 1.PBIST will reset for 16 VBUS cycles.
		1h	ROM clock source is HCLK divided by 2.PBIST will reset for 32 VBUS cycles.
		2h	ROM clock source is HCLK divided by 4.PBIST will reset for 64 VBUS cycles.
		3h	ROM clock source is HCLK divided by 8.PBIST will reset for 96 VBUS cycles.
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	MSTGENA	Ah	Memory self-test controller global enable key <b>Note: Enabling the MSTGENA key will generate a reset to the state machine of the selected PBIST controller.</b>
		Others	Memory self-test controller is enabled. Memory self-test controller is disabled. <b>Note: It is recommended that a value of 0101b be used to disable the memory self-test controller. This value will give maximum protection from a bit flip inducing event that would inadvertently enable the controller.</b>

#### **2.5.1.21 Memory Hardware Initialization Global Control Register (MINITGCR)**

The MINITGCR register, shown in Figure 2-26 and described in Table 2-40, enables automatic hardware memory initialization.

**Figure 2-26. Memory Hardware Initialization Global Control Register (MINITGCR) [offset = 5Ch]**

31								16
								Reserved
								R-0
15					4	3		0
								Reserved
								MINITGENA
					R-0			R/WP-5h

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-40. Memory Hardware Initialization Global Control Register (MINITGCR) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	MINITGENA	Ah Others	Memory hardware initialization global enable key. Global memory hardware initialization is enabled. Global memory hardware initialization is disabled. <b>Note: It is recommended that a value of 5h be used to disable memory hardware initialization. This value will give maximum protection from an event that would inadvertently enable the controller.</b>

### 2.5.1.22 MBIST Controller/ Memory Initialization Enable Register (MSINENA)

The MSINENA register, shown in [Figure 2-27](#) and described in [Table 2-41](#), enables PBIST controllers for memory self test and the memory modules initialized during automatic hardware memory initialization.

**Figure 2-27. MBIST Controller/Memory Initialization Enable Register (MSINENA) [offset = 60h]**

31	MSIENA	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-41. MBIST Controller/Memory Initialization Enable Register (MSINENA) Field Descriptions**

Bit	Field	Value	Description
31-0	MSIENA		<p>PBIST controller and memory initialization enable register. In memory self-test mode, all the corresponding bits of the memories to be tested should be set before enabling the global memory self-test controller key (MSTGENA) in the MSTGCR register (offset 58h). The reason for this is that MSTGENA, in addition to being the global enable for all individual PBIST controllers, is the source for the reset generation to all the PBIST controller state machines. Disabling the MSTGENA or MINITGENA key (by writing from a Ah to any other value) will reset all the MSIENA[31-0] bits to their default values.</p> <p>0     <i>In memory self-test mode (MSTGENA = Ah):</i>            PBIST controller [31-0] is disabled.  <i>In memory Initialization mode (MINITGENA = Ah):</i>            Memory module [31-0] auto hardware initialization is disabled.</p> <p>1     <i>In memory self-test mode (MSTGENA = Ah):</i>            PBIST controller [31-0] is enabled.  <i>In memory Initialization mode (INITGENA = Ah):</i>            Memory module[31-0] auto hardware initialization is enabled.</p> <p><b>Note:</b> Software should ensure that both the memory self-test global enable key (MSTGENA) and the memory hardware initialization global key (MINITGENA) are not enabled at the same time.</p>

### 2.5.1.23 MSTC Global Status Register (MSTCGSTAT)

The MSTCGSTAT register, shown in [Figure 2-28](#) and described in [Table 2-42](#), shows the status of the memory hardware initialization and the memory self-test.

**Figure 2-28. MSTC Global Status Register (MSTCGSTAT) [offset = 68h]**

31	Reserved								16
R-0									
15	9	8	7					1	0
Reserved		MINIDONE		Reserved			MSTDONE		R/WP-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; WP = Write in privileged mode only; -n = value after reset

**Table 2-42. MSTC Global Status Register (MSTCGSTAT) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read returns 0. Writes have no effect.
8	MINIDONE	0	Memory hardware initialization complete status.  <b>Note:</b> Disabling the MINITGENA key (By writing from a Ah to any other value) will clear the MINIDONE status bit to 0.  <b>Note:</b> Individual memory initialization status is shown in the MINISTAT register.  <i>Read:</i> Memory hardware initialization is not complete for all memory. <i>Write:</i> A write of 0 has no effect.
		1	<i>Read:</i> Hardware initialization of all memory is completed. <i>Write:</i> The bit is cleared to 0.
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	MSTDONE	0	Memory self-test run complete status.  <b>Note:</b> Disabling the MSTGENA key (by writing from a Ah to any other value) will clear the MSTDONE status bit to 0.  <i>Read:</i> Memory self-test is not completed. <i>Write:</i> A write of 0 has no effect.
		1	<i>Read:</i> Memory self-test is completed. <i>Write:</i> The bit is cleared to 0.

### 2.5.1.24 Memory Hardware Initialization Status Register (MINISTAT)

The MINISTAT register, shown in [Figure 2-29](#) and described in [Table 2-43](#), indicates the status of hardware memory initialization.

**Figure 2-29. Memory Hardware Initialization Status Register (MINISTAT) [offset = 6Ch]**

31	MIDONE	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-43. Memory Hardware Initialization Status Register (MINISTAT) Field Descriptions**

Bit	Field	Value	Description
31-0	MIDONE	0 1	Memory hardware initialization status bit. <i>Read:</i> Memory module[31-0] hardware initialization is not completed. <i>Write:</i> A write of 0 has no effect. <i>Read:</i> Memory module[31-0] hardware initialization is completed. <i>Write:</i> The bit is cleared to 0. <b>Note:</b> Disabling the MINITGENA key (by writing from a Ah to any other value) will reset all the individual status bits to 0.

### 2.5.1.25 PLL Control Register 1 (PLLCTL1)

The PLLCTL1 register, shown in [Figure 2-30](#) and described in [Table 2-44](#), controls the output frequency of PLL1 (Clock Source 1 - FMzPLL). It also controls the behavior of the device if a PLL slip or oscillator failure is detected.

**Figure 2-30. PLL Control Register 1 (PLLCTL1) [offset = 70h]**

31	30	29	28	24	23	22	21	16
ROS	MASK_SLIP		PLLDIV	ROF	Rsvd.		REFCLKDIV	
R/WP-0	R/WP-1h		R/WP-Fh	R/WP-0	R-0		R/WP-2h	
15							0	
			PLLMUL					
				R/WP-5F00h				

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-44. PLL Control Register 1 (PLLCTL1) Field Descriptions**

Bit	Field	Value	Description
31	ROS	0	Reset on PLL Slip
		1	Do not reset system when PLL slip is detected
			Reset when PLL slip is detected
			<b>Note: BPOS (Bits 30-29) must also be enabled for ROS to be enabled.</b>
30-29	MASK_SLIP	2h	Mask detection of PLL slip
		Others	If a PLL Slip is detected no action is taken.
			Bypass on PLL Slip is enabled. If a PLL Slip is detected the device will automatically bypass the PLL and use the oscillator to provide the device clock.
			<b>Note: If ROS (Bit 31) is set to 1 the device will be reset if a PLL Slip and the PLL will be bypassed after the reset occurs.</b>
28-24	PLLDIV	0 to 31	PLL Output Clock Divider $R = \text{PLLDIV} + 1$ $f_{\text{PLL CLK}} = f_{\text{post-ODCLK}} / R$
		0	$f_{\text{PLL CLK}} = f_{\text{post-ODCLK}} / 1$
		1h	$f_{\text{PLL CLK}} = f_{\text{post-ODCLK}} / 2$
		:	continues in sequence
		1Fh	$f_{\text{PLL CLK}} = f_{\text{post-ODCLK}} / 32$
23	ROF	0	Reset on Oscillator Fail
		1	Do not reset system when oscillator is out of range.
			Reset when oscillator is out of range.
22	Reserved	0	Read/Write, but value has no effect on PLL operation.
21-16	REFCLKDIV	0 to 63	Reference Clock Divider $NR = \text{REFCLKDIV} + 1$ $f_{\text{INT CLK}} = f_{\text{OSCIN}} / NR$
		0	$f_{\text{INT CLK}} = f_{\text{OSCIN}} / 1$
		1h	$f_{\text{INT CLK}} = f_{\text{OSCIN}} / 2$
		:	continues in sequence
		3Fh	$f_{\text{INT CLK}} = f_{\text{OSCIN}} / 64$
15-0	PLLMUL		PLL Multiplication Factor Valid multiplication factors are from 92 to 184. $NF = (\text{PLLMUL} / 256) + 1$ $f_{\text{VCO CLK}} = f_{\text{INT CLK}} \times NF$
		5B00h	$f_{\text{VCO CLK}} = f_{\text{INT CLK}} \times 92$
		5C00h	$f_{\text{VCO CLK}} = f_{\text{INT CLK}} \times 93$
		:	continues in sequence
		B700h	$f_{\text{VCO CLK}} = f_{\text{INT CLK}} \times 184$

### 2.5.1.26 PLL Control Register 2 (PLLCTL2)

The PLLCTL2 register, shown in [Figure 2-31](#) and described in [Table 2-45](#), controls the modulation characteristics and the output divider of the PLL.

**NOTE: Modulation Frequency and Depth Setting Constraints**

There are several combinations of the modulation depth and modulation frequency that are not allowed. Some of these settings effect the PLL even when frequency modulation is not enabled. Refer the device datasheet to identify these combinations to avoid PLL malfunction.

**Figure 2-31. PLL Control Register 2 (PLLCTL2) [offset = 74h]**

31	30	22	21	20	16
FMENA	SPREADINGRATE	Rsvd.	MULMOD		
R/WP-0	R/WP-1FFh	R-0	R/WP-7h		
15	12	11	9	8	0
MULMOD	ODPLL	SPR_AMOUNT			
R/WP-7h	R/WP-1h	R/WP-0			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-45. PLL Control Register 2 (PLLCTL2) Field Descriptions**


Bit	Field	Value	Description
31	FMENA	0	Frequency Modulation Enable. Disable frequency modulation
		1	Enable frequency modulation
30-22	SPREADINGRATE	0	$NS = SPREADINGRATE + 1$ $f_{mod} = f_s = f_{INT\ CLK} / (2^*NS)$
		1h	$f_{mod} = f_s = f_{INT\ CLK} / (2^*1)$
		:	$f_{mod} = f_s = f_{INT\ CLK} / (2^*2)$ continues in sequence
		1FFh	$f_{mod} = f_s = f_{INT\ CLK} / (2^*512)$
21	Reserved	0	Read/Write, but value has no effect on PLL operation.
20-12	MULMOD	0	Multiplier Correction when Frequency Modulation is enabled When FMENA = 0 MUL_when_MOD = 0 When FMENA = 1 MUL_when_MOD = (MULMOD / 256)
		8h	No adder to NF
		9h	MUL_when_MOD = 8/256
		:	MUL_when_MOD = 9/256 continues in sequence
		1FFh	MUL_when_MOD = 511/256
11-9	ODPLL	0	Internal PLL Output Divider. $OD = ODPLL + 1$ $f_{post-ODCLK} = f_{VCO\ CLK} / OD$ Note: PLL output clock is gated off if ODPLL is changed while the PLL is active.
		1h	$f_{post-ODCLK} = f_{VCO\ CLK} / 1$
		7h	$f_{post-ODCLK} = f_{VCO\ CLK} / 2$ continues in sequence
		8h	$f_{post-ODCLK} = f_{VCO\ CLK} / 8$

**Table 2-45. PLL Control Register 2 (PLLCTL2) Field Descriptions (continued)**

Bit	Field	Value	Description								
8-0	SPR_AMOUNT		<p>Spreading Amount.  <math>NV = (SPR\_AMOUNT + 1)/2048</math>  <math>NV</math> ranges from 1/2048 to 512/2048</p> <p>Note that the PLL output clock is disabled for 1 modulation period if the SPR_AMOUNT field is changed while the frequency modulation is enabled. If frequency modulation is disabled and SPR_AMOUNT is changed, there is no effect on the PLL output clock.</p> <table> <tr> <td>0</td><td><math>NV = 1</math></td></tr> <tr> <td>1h</td><td><math>NV = 2</math></td></tr> <tr> <td>:</td><td>continues in sequence</td></tr> <tr> <td>1FFh</td><td><math>NV = 512</math></td></tr> </table>	0	$NV = 1$	1h	$NV = 2$	:	continues in sequence	1FFh	$NV = 512$
0	$NV = 1$										
1h	$NV = 2$										
:	continues in sequence										
1FFh	$NV = 512$										

### 2.5.1.27 SYS Pin Control Register 10 (SYSPC10)

The SYSPC10 register, shown in [Figure 2-32](#) and described in [Table 2-46](#), controls the function of the ECPCLK slew mode.

**Figure 2-32. SYS Pin Control Register 10 (SYSPC10) [offset = 78h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-46. SYS Pin Control Register 10 (SYSPC10) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	ECPCLK_SLEW	0	ECPCLK slew control. This bit controls between the fast or slow slew mode. Fast mode is enabled; the normal output buffer is used for this pin.
		1	Slow mode is enabled; slew rate control is used for this pin.

### 2.5.1.28 Die Identification Register Lower Word (DIEIDL)

The DIEIDL register, shown in [Figure 2-33](#) and described in [Table 2-47](#), contains information about the die lot number, wafer number, and X, Y wafer coordinates.

**Figure 2-33. Die Identification Register, Lower Word (DIEIDL) [offset = 7Ch]**

31	22	21	16
LOT # (LOWER 10 BITS)			WAFER #
R-D			R-D
15	8	7	0
Y WAFER COORDINATE			X WAFER COORDINATE
R-D			R-D

LEGEND: R = Read only; -n = value after reset; -D = device specific

**Table 2-47. Die Identification Register, Lower Word (DIEIDL) Field Descriptions**

Bit	Field	Value	Description
31-22	LOT # (Lower 10 Bits)	-	These read only bits contain the lower 10 bits of the device lot number.
21-16	WAFER #	-	These read only bits contain the wafer number of the device.
15-8	Y WAFER COORDINATE	-	These read only bits contain the Y wafer coordinate of the device
7-0	X WAFER COORDINATE	-	These read only bits contain the X wafer coordinate of the device

**NOTE: Die Identification Information**

The die identification information will vary from unit to unit. This information is programmed by TI as part of the initial device test procedure.

### 2.5.1.29 Die Identification Register Upper Word (DIEIDH)

The DIEIDH register, shown in [Figure 2-34](#) and described in [Table 2-48](#), contains information about the die lot number.

**Figure 2-34. Die Identification Register, Upper Word (DIEIDH) [offset = 80h]**

31	16
Reserved	
R-0	
15	16
14	13
13	0
Reserved	LOT # (UPPER 14 BITS)
R-0	R-D

LEGEND: R/W = Read/Write; R = Read only; D = Value is device dependent; -n = value after reset

**Table 2-48. Die Identification Register, Upper Word (DIEIDH) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Read returns 0. Writes have no effect.
13-0	LOT # (Upper 14 Bits)		This read-only register contains the upper 14 bits of the device lot number.

**NOTE: Die Identification Information**

The die identification information will vary from unit to unit. This information is programmed by TI as part of the initial device test procedure.

### 2.5.1.30 LPO/Clock Monitor Control Register (LPOMONCTL)

The LPOMONCTL register, shown in [Figure 2-35](#) and described in [Table 2-49](#), controls the Low Frequency (Clock Source 4) and High Frequency (Clock Source 5) Low Power Oscillator's trim values.

**Figure 2-35. LPO/Clock Monitor Control Register (LPOMONCTL) [offset = 088h]**

31	25	24	23	17	16
Reserved		BIAS ENABLE		Reserved	OSCFRQCONFIGCNT
R-0		R/WP-1		R-0	R/WP-0
15	13	12	8	7	5 4 0
Reserved		HFTRIM		Reserved	LFTRIM
R-0		R/WP-10h		R-0	R/WP-10h

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-49. LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	BIAS ENABLE	0 1	Bias enable. The bias circuit inside the low-power oscillator (LPO) is disabled. The bias circuit inside LPO is enabled.
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	OSCFRQCONFIGCNT	0 1	Configures the counter based on OSC frequency. OSC freq is <= 20MHz OSC freq is > 20MHz and <= 80MHz
15-13	Reserved	0	Read returns 0. Writes have no effect.

**Table 2-49. LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions (continued)**

Bit	Field	Value	Description																																																																
12-8	HFTRIM		<p>High frequency oscillator trim value. This four-bit value is used to center the HF oscillator's frequency.</p> <p><b>Caution:</b> This value should only be changed when the HF oscillator is not the source for a clock domain, otherwise a system failure could result.</p> <p>The values below are the ratio: f / fo in the F021 process.</p> <table> <tbody> <tr><td>0</td><td>29.52</td></tr> <tr><td>1h</td><td>34.24%</td></tr> <tr><td>2h</td><td>38.85%</td></tr> <tr><td>3h</td><td>43.45%</td></tr> <tr><td>4h</td><td>47.99%</td></tr> <tr><td>5h</td><td>52.55%</td></tr> <tr><td>6h</td><td>57.02%</td></tr> <tr><td>7h</td><td>61.46%</td></tr> <tr><td>8h</td><td>65.92%</td></tr> <tr><td>9h</td><td>70.17</td></tr> <tr><td>Ah</td><td>74.55%</td></tr> <tr><td>Bh</td><td>78.92%</td></tr> <tr><td>Ch</td><td>83.17%</td></tr> <tr><td>Dh</td><td>87.43%</td></tr> <tr><td>Eh</td><td>91.75%</td></tr> <tr><td>Fh</td><td>95.89%</td></tr> <tr><td>10h</td><td>100.00% Default at Reset.</td></tr> <tr><td>11h</td><td>104.09</td></tr> <tr><td>12h</td><td>108.17</td></tr> <tr><td>13h</td><td>112.32</td></tr> <tr><td>14h</td><td>116.41</td></tr> <tr><td>15h</td><td>120.67</td></tr> <tr><td>16h</td><td>124.42</td></tr> <tr><td>17h</td><td>128.38</td></tr> <tr><td>18h</td><td>132.24</td></tr> <tr><td>19h</td><td>136.15</td></tr> <tr><td>1Ah</td><td>140.15</td></tr> <tr><td>1Bh</td><td>143.94</td></tr> <tr><td>1Ch</td><td>148.02</td></tr> <tr><td>1Dh</td><td>151.80x</td></tr> <tr><td>1Eh</td><td>155.50x</td></tr> <tr><td>1Fh</td><td>159.35%</td></tr> </tbody> </table>	0	29.52	1h	34.24%	2h	38.85%	3h	43.45%	4h	47.99%	5h	52.55%	6h	57.02%	7h	61.46%	8h	65.92%	9h	70.17	Ah	74.55%	Bh	78.92%	Ch	83.17%	Dh	87.43%	Eh	91.75%	Fh	95.89%	10h	100.00% Default at Reset.	11h	104.09	12h	108.17	13h	112.32	14h	116.41	15h	120.67	16h	124.42	17h	128.38	18h	132.24	19h	136.15	1Ah	140.15	1Bh	143.94	1Ch	148.02	1Dh	151.80x	1Eh	155.50x	1Fh	159.35%
0	29.52																																																																		
1h	34.24%																																																																		
2h	38.85%																																																																		
3h	43.45%																																																																		
4h	47.99%																																																																		
5h	52.55%																																																																		
6h	57.02%																																																																		
7h	61.46%																																																																		
8h	65.92%																																																																		
9h	70.17																																																																		
Ah	74.55%																																																																		
Bh	78.92%																																																																		
Ch	83.17%																																																																		
Dh	87.43%																																																																		
Eh	91.75%																																																																		
Fh	95.89%																																																																		
10h	100.00% Default at Reset.																																																																		
11h	104.09																																																																		
12h	108.17																																																																		
13h	112.32																																																																		
14h	116.41																																																																		
15h	120.67																																																																		
16h	124.42																																																																		
17h	128.38																																																																		
18h	132.24																																																																		
19h	136.15																																																																		
1Ah	140.15																																																																		
1Bh	143.94																																																																		
1Ch	148.02																																																																		
1Dh	151.80x																																																																		
1Eh	155.50x																																																																		
1Fh	159.35%																																																																		
7-5	Reserved	0	Read returns 0. Writes have no effect.																																																																

**Table 2-49. LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions (continued)**

Bit	Field	Value	Description																																																																
4-0	LFTRIM		<p>Low frequency oscillator trim value. This four-bit value is used to center the LF oscillator's frequency.</p> <p><b>Caution:</b> This value should only be changed when the LF oscillator is not the source for a clock domain, otherwise a system failure could result.</p> <p>The values below are the ratio: f / fo in the F021 process.</p> <table> <tbody> <tr><td>0</td><td>20.67</td></tr> <tr><td>1h</td><td>25.76</td></tr> <tr><td>2h</td><td>30.84</td></tr> <tr><td>3h</td><td>35.90</td></tr> <tr><td>4h</td><td>40.93</td></tr> <tr><td>5h</td><td>45.95</td></tr> <tr><td>6h</td><td>50.97</td></tr> <tr><td>7h</td><td>55.91</td></tr> <tr><td>8h</td><td>60.86</td></tr> <tr><td>9h</td><td>65.78</td></tr> <tr><td>Ah</td><td>70.75</td></tr> <tr><td>Bh</td><td>75.63</td></tr> <tr><td>Ch</td><td>80.61</td></tr> <tr><td>Dh</td><td>85.39</td></tr> <tr><td>Eh</td><td>90.23</td></tr> <tr><td>Fh</td><td>95.11</td></tr> <tr><td>10h</td><td>100.00% Default at Reset</td></tr> <tr><td>11h</td><td>104.84</td></tr> <tr><td>12h</td><td>109.51</td></tr> <tr><td>13h</td><td>114.31</td></tr> <tr><td>14h</td><td>119.01</td></tr> <tr><td>15h</td><td>123.75</td></tr> <tr><td>16h</td><td>128.62</td></tr> <tr><td>17h</td><td>133.31</td></tr> <tr><td>18h</td><td>138.03</td></tr> <tr><td>19h</td><td>142.75</td></tr> <tr><td>1Ah</td><td>147.32</td></tr> <tr><td>1Bh</td><td>152.02</td></tr> <tr><td>1Ch</td><td>156.63</td></tr> <tr><td>1Dh</td><td>161.38</td></tr> <tr><td>1Eh</td><td>165.90</td></tr> <tr><td>1Fh</td><td>170.42</td></tr> </tbody> </table>	0	20.67	1h	25.76	2h	30.84	3h	35.90	4h	40.93	5h	45.95	6h	50.97	7h	55.91	8h	60.86	9h	65.78	Ah	70.75	Bh	75.63	Ch	80.61	Dh	85.39	Eh	90.23	Fh	95.11	10h	100.00% Default at Reset	11h	104.84	12h	109.51	13h	114.31	14h	119.01	15h	123.75	16h	128.62	17h	133.31	18h	138.03	19h	142.75	1Ah	147.32	1Bh	152.02	1Ch	156.63	1Dh	161.38	1Eh	165.90	1Fh	170.42
0	20.67																																																																		
1h	25.76																																																																		
2h	30.84																																																																		
3h	35.90																																																																		
4h	40.93																																																																		
5h	45.95																																																																		
6h	50.97																																																																		
7h	55.91																																																																		
8h	60.86																																																																		
9h	65.78																																																																		
Ah	70.75																																																																		
Bh	75.63																																																																		
Ch	80.61																																																																		
Dh	85.39																																																																		
Eh	90.23																																																																		
Fh	95.11																																																																		
10h	100.00% Default at Reset																																																																		
11h	104.84																																																																		
12h	109.51																																																																		
13h	114.31																																																																		
14h	119.01																																																																		
15h	123.75																																																																		
16h	128.62																																																																		
17h	133.31																																																																		
18h	138.03																																																																		
19h	142.75																																																																		
1Ah	147.32																																																																		
1Bh	152.02																																																																		
1Ch	156.63																																																																		
1Dh	161.38																																																																		
1Eh	165.90																																																																		
1Fh	170.42																																																																		

### 2.5.1.31 Clock Test Register (CLKTEST)

The CLKTEST register, shown in [Figure 2-36](#) and described in [Table 2-50](#), controls the clock signal that is supplied to the ECLK pin for test and debug purposes.

**NOTE: Clock Test Register Usage**

This register should only be used for test and debug purposes.

**Figure 2-36. Clock Test Register (CLKTEST) [offset = 8Ch]**

31	27	26	25	24
Reserved		ALTLIMPCLOCKENABLE	RANGEDET CTRL	RANGEDETENASSEL
R-0		R/WP-0	R/WP-0	R/WP-0
23	20	19	16	
Reserved		CLK_TEST_EN		
R-0		R/WP-Ah		
15	12	11	8	7
Reserved		SEL_GIO_PIN	Reserved	SEL_ECP_PIN
R-0		R/WP-0	R-0	R/WP-0
0	3		4	0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-50. Clock Test Register (CLKTEST) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	ALTLIMPCLOCKENABLE	0	This bit selects a clock driven by the GIOB[0] pin as an alternate limp clock to the clock monitor phase frequency detect (PFD). The 10-MHz LPO fast clock is the compare clock for the clock detect PFD circuit and the source to limp clock on a clock fail. 1 The ALTLIMPCLOCK driven on the GIOB[0] pin is the compare clock for the clock detect PFD circuit and the source to limp clock on a clock fail.
25	RANGEDETCTRL	0	Range detection control. This bit's functionality is dependant on the state of the RANGEDETENASSEL bit (Bit 24) of the CLKTEST register. 0 The clock monitor range detection circuitry (RANGEDETECTENABLE) is disabled. 1 The clock monitor range detection circuitry (RANGEDETECTENABLE) is enabled.
24	RANGEDETENASSEL	0	Selects range detection enable. This bit resets asynchronously on power on reset. 0 The range detect enable is generated by the hardware in the clock monitor wrapper. 1 The range detect enable is controlled by the RANGEDETCTRL bit (Bit 25) of the CLKTEST register.
23-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	CLK_TEST_EN	5h Others	Clock test enable. This bit enables the clock going to the ECLK pin. <b>Note:</b> The ECLK pin must also be placed into Functional mode by setting the ECPCLKFUN bit to 1 in the SYSPC1 register. Clock going to ECLK pin is enabled. Clock going to ECLK pin is disabled.
15-12	Reserved	0	Read returns 0. Writes have no effect.

**Table 2-50. Clock Test Register (CLKTEST) Field Descriptions (continued)**

Bit	Field	Value	Description
11-8	SEL_GIO_PIN	0	GIOB[0] pin clock source valid, clock source select
		0	Oscillator valid status
		1h	PLL clock status
		2h	Reserved
		3h	Reserved
		4h	Reserved
		5h	High frequency clock LPO (Low Power Oscillator) clock valid status
		6h	Secondary PLL free-running clock output valid status
		7h	Reserved
		8h	Low frequency clock LPO (Low Power Oscillator) clock
		9h	Oscillator valid status
		Ah	Oscillator valid status
		Bh	Oscillator valid status
		Ch	Oscillator valid status
		Dh	Oscillator valid status
		Eh	Oscillator valid status
		Fh	Oscillator valid status
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	SEL_ECP_PIN		ECLK pin clock source select <b>Note: Only valid clock sources can be selected for the ECLK pin. Valid clock sources are displayed by the CSVSTAT register.</b> <ul style="list-style-type: none"> <li>0 Oscillator clock</li> <li>1h PLL clock</li> <li>2h Not Implemented</li> <li>3h EXCLKIN1</li> <li>4h Low frequency LPO (Low Power Oscillator) clock</li> <li>5h High frequency clock LPO (Low Power Oscillator) clock</li> <li>6h Secondary PLL free-running clock output</li> <li>7h EXCLKIN2</li> <li>8h GCLK</li> <li>9h RTI Base</li> <li>Ah Not Implemented</li> <li>Bh VCLKA1</li> <li>Ch VCLKA2</li> <li>Dh VCLKA3_S</li> <li>Eh VCLKA4</li> <li>Fh Flash HD Pump Oscillator</li> </ul>

---

**NOTE:** Non implemented clock sources should not be enabled or used.

---

### 2.5.1.32 DFT Control Register (DFTCTRLREG)

This register is shown in [Figure 2-37](#) and described in [Table 2-51](#).

**Figure 2-37. DFT Control Register (DFTCTRLREG) [offset = 90h]**

31	Reserved														16
	R-0														
15	14	13	12	11	10	9	8	7		4	3		0		
Reserved	DFTWRITE	Reserved		DFTREAD		Reserved						TEST_MODE_KEY			

R-0      R/WP-1h      R-0      R/WP-1h      R-0      R/WP-5h

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset


**Table 2-51. DFT Control Register (DFTCTRLREG) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Read returns 0. Writes have no effect.
13-12	DFTWRITE		DFT logic access. For F021: DFTWRITE[0] = 0 and DFTREAD[0] = 0 configured in stress mode DFTWRITE[1] = 0 and DFTREAD[1] = 0 configured in stress mode  DFTWRITE[0] = 0 and DFTREAD[0] = 0 configured in fast mode DFTWRITE[1] = 1 and DFTREAD[1] = 1 configured in fast mode  DFTWRITE[0] = 1 and DFTREAD[0] = 1 configured in slow mode DFTWRITE[1] = 0 and DFTREAD[1] = 0 configured in slow mode  DFTWRITE[0] = 1 and DFTREAD[0] = 1 configured in screen mode DFTWRITE[1] = 1 and DFTREAD[1] = 1 configured in screen mode
11-10	Reserved	0	Read returns 0. Writes have no effect.
9-8	DFTREAD		DFT logic access. For F021: DFTWRITE[0] = 0 and DFTREAD[0] = 0 configured in stress mode DFTWRITE[1] = 0 and DFTREAD[1] = 0 configured in stress mode  DFTWRITE[0] = 0 and DFTREAD[0] = 0 configured in fast mode DFTWRITE[1] = 1 and DFTREAD[1] = 1 configured in fast mode  DFTWRITE[0] = 1 and DFTREAD[0] = 1 configured in slow mode DFTWRITE[1] = 0 and DFTREAD[1] = 0 configured in slow mode  DFTWRITE[0] = 1 and DFTREAD[0] = 1 configured in screen mode DFTWRITE[1] = 1 and DFTREAD[1] = 1 configured in screen mode
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	TEST_MODE_KEY	0 - Fh (except Ah) Ah	Test mode key. This register is for internal TI use only.  Register key disable. All bits in this register will maintain their default value and cannot be written.  Register key enable. ALL the bits can be written to only when the key is enabled. On reset, these bits will be set to 0x5.

### 2.5.1.33 DFT Control Register 2 (DFTCTRLREG2)

This register is shown in [Figure 2-38](#) and described in [Table 2-52](#).

**Figure 2-38. DFT Control Register 2 (DFTCTRLREG2) [offset = 94h]**



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-52. DFT Control Register 2 (DFTCTRLREG2) Field Descriptions**

Bit	Field	Value	Description
31-4	IMPDF[27:0]	0 1	DFT Implementation defined bits. IMPDF[27:0] - Disabled IMPDF[27:0] - Enabled
3-0	TEST_MODE_KEY	0 - Fh (except Ah) Ah	Test mode key. This register is for internal TI use only. Register key disable. All bits in this register will maintain their default value and cannot be written. Register key enable. ALL the bits can be written to only when the key is enabled.

### 2.5.1.34 General Purpose Register (GPREG1)

This register is shown in [Figure 2-39](#) and described in [Table 2-53](#).

**Figure 2-39. General Purpose Register (GPREG1) [offset = A0h]**

31	26	25	20	19	16
Reserved		PLL1_FBSLIP_FILTER_COUNT		PLL1_RFSLIP_FILTER_KEY	
R-0		R/WP-0		R/WP-5h	
15					0
	OUTPUT_BUFFER_LOW_EMI_MODE				R/WP-FFFFh

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-53. General Purpose Register (GPREG1) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Read returns 0. Writes have no effect.
25-20	PLL1_FBSLIP_FILTER_COUNT	0 - 3Fh	FBSLIP down counter programmed value.  Configures the system response when a FBSLIP is indicated by the PLL macro. When PLL1_RFSLIP_FILTER_KEY is not 1010, the down counter counts from the programmed value on every LPO high frequency clock once PLL macro indicates FBSLIP. When the count reaches zero, if the synchronized FBSLIP signal is still high, an FBSLIP condition is indicated to the system module and is captured in the global status register. When the FBSLIP signal from the PLL macro is de-asserted before the count reaches 0, the counter is reloaded with the programmed value.
19-16	PLL1_RFSLIP_FILTER_KEY	5h Ah Fh	Configures the system response when a FBSLIP is indicated by the PLL macro.  The FBSLIP filter is bypassed and the FBSLIP indicated by the PLL macro is captured in the system module global status register.  The FBSLIP filter is enabled and the one-stage synchronization circuit is used.  The FBSLIP filter is enabled and the two-stage synchronization circuit is used.
15-0	OUTPUT_BUFFER_LOW_EMI_MODE		Control field for the low-EMI mode of output buffers for module/signals:  bit[0] controls MiBSP1 bit[1] controls SPI2 bit[2] controls MiBSP13 bit[3] controls SPI4 bit[4] controls MiBSP15 bit[5] controls FlexRay bit[6] controls EMIF bit[7] controls ETM bit[8] controls signal TMS bit[9] controls signal TD1 bit[10] controls signal TD0 bit[11] controls signal RTCK bit[12] controls signal TEST bit[13] controls signal nERROR bit[14] controls signal ADEVT bit[15] controls signal RTP  0 Enable EMI mode for each connected output buffers.  1h - FFFEh Enable/Disable EMI mode for connected output buffers.  FFFFh Disable EMI mode for each connected output buffer.

### 2.5.1.35 Imprecise Fault Status Register (IMPFASTS)

The IMPFASTS register, shown in [Figure 2-40](#) and described in [Table 2-54](#), displays information about imprecise aborts that have occurred.

**Figure 2-40. Imprecise Fault Status Register (IMPFASTS) [offset = A8h]**

31	24	23	16
Reserved			MASTERID
R-0			R-0
15	11	10	9 8 7 1 0
Reserved	EMIFA	NCBA	VBUSA Reserved ATYPE
R-0	R-0	R-0	R-0 R/WC-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 2-54. Imprecise Fault Status Register (IMPFASTS) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Read returns 0. Writes have no effect.
23-16	MASTERID	0-FFh	Master ID. This register indicates which master is responsible for the imprecise abort. The master ID value depends on device implementation- see <a href="#">Table 2-2</a> for MASTERID values for each bus master.  <b>Notes:</b> <ul style="list-style-type: none"><li>• These bits are only updated when an imprecise abort occurs</li><li>• These bits are cleared to 0 only on power-up reset. The value of these bits remains unchanged after all other resets.</li></ul>
15-11	Reserved	0	Read returns 0. Writes have no effect.
10	EMIFA	0	EMIF imprecise abort. This register indicates the imprecise abort was generated writing into the EMIF.  <b>Notes:</b> <ul style="list-style-type: none"><li>• This bit is only updated when an imprecise abort occurs</li><li>• This bit is cleared to 0 only on power-up reset. The value of this register remains unchanged after all other resets.</li></ul>
		0	EMIF did not generate the last imprecise abort.
		1	EMIF was written with an illegal address and generated an imprecise abort.
9	NCBA	0	Non-cacheable, bufferable abort (NCBA). This register indicates the imprecise abort was generated by a non-cacheable, bufferable write or shared device write through the write buffer of the CPU.  <b>Notes:</b> <ul style="list-style-type: none"><li>• This bit is only updated when an imprecise abort generated by a non-cacheable, bufferable write or shared device write occurs.</li><li>• This bit is cleared to 0 only on power-up reset. The value of this register remains unchanged after all other resets.</li></ul>
		0	A NCBA is not responsible for the last imprecise abort.
		1	A NCBA was written with an illegal address and generated an imprecise abort.
8	VBUSA	0	VBUS abort. This register indicates the imprecise abort was generated when writing into the peripheral frame.  <b>Notes:</b> <ul style="list-style-type: none"><li>• This bit is only updated when an imprecise abort is generated when writing into the peripheral frame</li><li>• This bit is cleared to 0 only on power-up reset. The value of this register remains unchanged after all other resets.</li></ul>
		0	The peripheral frame did not generate the last imprecise abort.
		1	The peripheral frame was written with an illegal address and generated an imprecise abort.
7-1	Reserved	0	Read returns 0. Writes have no effect.


**Table 2-54. Imprecise Fault Status Register (IMPFASTS) Field Descriptions (continued)**

Bit	Field	Value	Description
0	ATYPE		<p>Abort type. This bit indicates to the CPU whether the last abort was an imprecise abort or a precise abort.</p> <p><b>Notes:</b></p> <ul style="list-style-type: none"> <li>• This bit is updated after each abort is generated to the CPU.</li> <li>• This bit is cleared on CPU read.</li> <li>• This bit is cleared to 0 only on power-up reset. The value of this bit remains unchanged after all other resets</li> </ul> <p>0      The last abort generated was a precise abort. MASTERID, VBUSA, NCBA, EMIFA and IMPFTADD were not updated.</p> <p>1      The last abort generated was an imprecise abort. MASTERID, VBUSA, NCBA, EMIFA and IMPFTADD were updated.</p> <p><b>Note:</b> Once ATYPE is set, the IMPFAWADD and IMPFASTS bits are not updated by subsequent ABORT signals.</p>

**NOTE:** The DMA, DMM, and the peripheral master port will also generate an imprecise abort to the CPU when writing to the peripheral region or to the EMIF region. This will be indicated in the Master ID field of this register.

#### 2.5.1.36 Imprecise Fault Address Register (IMPFTADD)

This IMPFTADD register, shown in [Figure 2-41](#) and described in [Table 2-55](#), shows the address at which an imprecise abort occurred.

**Figure 2-41. Imprecise Fault Write Address Register (IMPFTADD) [offset = ACh]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-55. Imprecise Fault Write Address Register (IMPFTADD) Field Descriptions**

Bit	Field	Value	Description
31-0	IMPFTADD	0- FFFF FFFFh	<p>These bits contain the fault address when an imprecise abort occurs.</p> <p><b>Note:</b> These bits are only updated when an imprecise abort occurs.</p> <p><b>Note:</b> These bits are cleared to 0 only on power-up reset. The value of this register remains unchanged after all other resets.</p>

### 2.5.1.37 System Software Interrupt Request 1 Register (SSIR1)

The SSIR1 register, shown in [Figure 2-42](#) and described in [Table 2-56](#), is used for software interrupt generation.

**Figure 2-42. System Software Interrupt Request 1 Register (SSIR1) [offset = B0h]**

31	Reserved		16
	R-0		
15	8	7	0
	SSKEY1		SSDATA1
	R/W-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-56. System Software Interrupt Request 1 Register (SSIR1) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-8	SSKEY1	0-FFh	System software interrupt request key. A 075h written to these bits initiates IRQ/FIQ interrupts. Data in this field is always read as 0. The SSKEY1 field can be written into only if the write data matches the key (75h). The SSDATA1 field can only be written into if the write data into this field, the SSKEY1 field, matches the key (75h).
7-0	SSDATA1	0-FFh	System software interrupt data. These bits contain user read/write register bits. They may be used by the application software as different entry points for the interrupt routine. The SSDATA1 field cannot be written into unless the write data into the SSKEY1 field matches the key (75h); therefore, byte writes cannot be performed on the SSDATA1 field.

**NOTE:** This register is mirrored at offset FCh for compatibility reasons.

### 2.5.1.38 System Software Interrupt Request 2 Register (SSIR2)

The SSIR2 register, shown in [Figure 2-43](#) and described in [Table 2-57](#), is used for software interrupt generation.

**Figure 2-43. System Software Interrupt Request 2 Register (SSIR2) [offset = B4h]**

31	Reserved		16
	R-0		
15	8	7	0
	SSKEY2		SSDATA2
	R/W-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-57. System Software Interrupt Request 2 Register (SSIR2) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-8	SSKEY2	0-FFh	System software interrupt2 request key. A 84h written to these bits initiates IRQ/FIQ interrupts. Data in this field is always read as 0. The SSKEY2 field can be written into only if the write data matches the key (84h). The SSDATA2 field can only be written into if the write data into this field, the SSKEY2 field, matches the key (84h).
7-0	SSDATA2	0-FFh	System software interrupt data. These bits contain user read/write register bits. They may be used by the application software as different entry points for the interrupt routine. The SSDATA2 field cannot be written into unless the write data into the SSKEY2 field matches the key (84h); therefore, byte writes cannot be performed on the SSDATA2 field.

### 2.5.1.39 System Software Interrupt Request 3 Register (SSIR3)

The SSIR3 register, shown in [Figure 2-44](#) and described in [Table 2-58](#), is used for software interrupt generation.

**Figure 2-44. System Software Interrupt Request 3 Register (SSIR3) [offset = B8h]**

31	Reserved			16
	R-0			
15	SSKEY3	8	7	0
	R/W-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-58. System Software Interrupt Request 3 Register (SSIR3) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-8	SSKEY3	0-FFh	System software interrupt request key. A 93h written to these bits initiates IRQ/FIQ interrupts. Data in this field is always read as 0. The SSKEY3 field can be written into only if the write data matches the key (93h). The SSDATA3 field can only be written into if the write data into this field, the SSKEY3 field, matches the key (93h).
7-0	SSDATA3	0-FFh	System software interrupt data. These bits contain user read/write register bits. They may be used by the application software as different entry points for the interrupt routine. The SSDATA3 field cannot be written into unless the write data into the SSKEY3 field matches the key (93h); therefore, byte writes cannot be performed on the SSDATA3 field.

### 2.5.1.40 System Software Interrupt Request 4 Register (SSIR4)

The SSIR4 register, shown in [Figure 2-45](#) and described in [Table 2-59](#), is used for software interrupt generation.

**Figure 2-45. System Software Interrupt Request 4 Register (SSIR4) [offset = BC8h]**

31	Reserved			16
	R-0			
15	SSKEY4	8	7	0
	R/W-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-59. System Software Interrupt Request 4 Register (SSIR4) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-8	SSKEY4	0-FFh	System software interrupt2 request key. A A2h written to these bits initiates IRQ/FIQ interrupts. Data in this field is always read as 0. The SSKEY4 field can be written into only if the write data matches the key (A2h). The SSDATA4 field can only be written into if the write data into this field, the SSKEY4 field, matches the key (A2h).
7-0	SSDATA4	0-FFh	System software interrupt data. These bits contain user read/write register bits. They may be used by the application software as different entry points for the interrupt routine. The SSDATA4 field cannot be written into unless the write data into the SSKEY4 field matches the key (A2h); therefore, byte writes cannot be performed on the SSDATA4 field.


### 2.5.1.41 RAM Control Register (RAMGCR)

The RAMGCR register, shown in [Figure 2-46](#) and described in [Table 2-60](#), is used to configure eSRAM data and address wait states.

**NOTE: The RAM\_DFT\_EN bits are for TI internal use only.**

The contents of the RAM\_DFT\_EN field should not be changed.

**Figure 2-46. RAM Control Register (RAMGCR) [offset = C0h]**



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-60. RAM Control Register (RAMGCR) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	RAM_DFT_EN	Ah Others	Functional mode RAM DFT (Design For Test) port enable key. <b>Note: For TI internal use only!</b> RAM DFT port is enabled. RAM DFT port is disabled. <b>Note: It is recommended that a value of 5h be used to disable the RAM DFT port. This value will give maximum protection from a bit flip inducing event that would inadvertently enable the controller.</b>
15-3	Reserved	0	Read returns 0. Writes have no effect.
2	WST_AENA0	0 1	eSRAM data phase wait state enable bit. The default address setup time for eSRAM0 is used. The eSRAM address setup time is increased by one HCLK cycle.
1	Reserved	0	Read returns 0. Writes have no effect.
0	WST_DENA0	0 1	eSRAM data phase wait state enable bit. There are no wait states for eSRAM during the data phase. The eSRAM data phase setup time is increased by one HCLK cycle.

### 2.5.1.42 Bus Matrix Module Control Register 1 (BMMCR1)

The BMMCR1 register, shown in [Figure 2-47](#) and described in [Table 2-61](#), allows RAM and Program (Flash) memory addresses to be swapped.

**Figure 2-47. Bus Matrix Module Control Register 1 (BMMCR) [offset = C4h]**

31			16
	Reserved		
	R-0		
15	Reserved	4	3 0
		R-0	MEMSW R/WP-Ah

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-61. Bus Matrix Module Control Register 1 (BMMCR) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	MEMSW	Ah 5h Any Other Value	Memory swap key. <b>Note:</b> A CPU reset must be issued after the memory swap key has been changed for the memory swap to occur. A CPU reset can be initiated by changing the state of the CPU RESET bit in the CPURSTCR register. Default memory map: Program memory (Flash) starts at address 0. eSRAM starts at address 800 0000h. Swapped memory map: eSRAM starts at address 0. Program memory (Flash) starts at address 800 0000h. The device memory map is unchanged.

### 2.5.1.43 CPU Reset Control Register (CPURSTCR)

The CPURSTCR register shown in [Figure 2-48](#) and described in [Table 2-62](#), allows the memory protection mode to be configured. It also allows a reset to the Cortex R4 CPU to be generated.

**Figure 2-48. CPU Reset Control Register (CPURSTCR) [offset = CCh]**

31			16
	Reserved		
	R-0		
15	Reserved	1	0
		R-0	CPU RESET R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-62. CPU Reset Control Register (CPURSTGCR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	CPU RESET		CPU RESET. Only the CPU is reset whenever this bit is toggled. There is no system reset.

### 2.5.1.44 Clock Control Register (CLKCNTL)

The CLKCNTL register, shown in [Figure 2-49](#) and described in [Table 2-63](#), controls peripheral reset and the peripheral clock divide ratios.

**NOTE: VCLK and VCLK2 clock ratio restrictions.**

VCLK2 must always be greater than or equal to VCLK. In addition, the VCLK and VCLK2 clock ratios must not be changed simultaneously. The application must configure the VCLK2 ratio, read back the contents of the CLKCNTL register, and then configure the VCLK ratio.

**Figure 2-49. Clock Control Register (CLKCNTL) [offset = D0h]**

31	28	27	24	23	20	19	16
Reserved		VCLK2R		Reserved		VCLKR	
R-0		R/WP-1h		R-0		R/WP-1h	
15		9	8	7		0	
Reserved		PENA		Reserved		R-0	
R-0		R/WP-0				R-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-63. Clock Control Register (CLKCNTL) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Read returns 0. Writes have no effect.
27-24	VCLK2R	0	VBUS clock2 ratio. The VCLK2 speed is HCLK divided by 1.
		...	...
		Fh	The VCLK2 speed is HCLK divided by 16.
23-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	VCLKR	0	VBUS clock ratio. The VCLK speed is HCLK divided by 1.
		...	...
		Fh	The VCLK speed is HCLK divided by 16.
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	PENA	0	Peripheral enable bit. The application must set this bit before accessing any peripheral The global peripheral/peripheral memory frames are in reset.
		1	All peripheral/peripheral memory frames are out of reset.
7-0	Reserved	0	Read returns 0. Writes have no effect.

### 2.5.1.45 ECP Control Register (ECPCNTL)

The ECP register, shown in [Figure 2-50](#) and described in [Table 2-64](#), configures the ECLK pin in functional mode.

**NOTE: ECLK Functional mode configuration.**

The ECLK pin must be placed into Functional mode by setting the ECPCCLKFUN bit to 1 in the SYSPC1 register before a clock source will be visible on the ECLK pin.

**Figure 2-50. ECP Control Register (ECPCNTL) [offset = D4h]**

31	25	24	23	22	18	17	16
Reserved	ECPSSEL	ECPCOS		Reserved	R-0	ECPINSEL	
R-0	R/W-0	R/W-0		R-0	R/W-0		
15		ECPDIV			0		
		R/W-0					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 2-64. ECP Control Register (ECPCNTL) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	ECPSSEL		<p>This bit allows the selection between VCLK and OSCIN as the clock source for ECLK.</p> <p><b>Note: Other ECLK clock sources are available for debug purposes by configuring the CLKTEST register.</b></p> <p>0      VCLK is selected as the ECP clock source.</p> <p>1      OSCIN is selected as the ECP clock source.</p>
23	ECPCOS		<p>ECP continue on suspend.</p> <p><b>Note: Suspend mode is entered while performing certain JTAG debugging operations.</b></p> <p>0      ECLK output is disabled in suspend mode. ECLK output will be shut off and will not be seen on the I/O pin of the device.</p> <p>1      ECLK output is not disabled in suspend mode. ECLK output will not be shut off and will be seen on the I/O pin of the device.</p>
22-18	Reserved	0	Read returns 0. Writes have no effect.
17-6	ECPINSEL		<p>Select ECP input clock source.</p> <p>0      Tied Low</p> <p>1h     HCLK</p> <p>2h     External clock</p> <p>3h     Tied Low</p>
15-0	ECPDIV	0xFFFFh	<p>ECP divider value. The value of ECPDIV bits determine the external clock (ECP clock) frequency as a ratio of VBUS clock or OSCIN as shown in the formula:</p> $\text{ECLK} = \frac{\text{VCLK or OSCIN}}{(\text{ECPDIV} + 1)}$ <p><b>Note: The ECLK pin buffer does not support output frequencies greater than 20 MHz.</b></p>

### 2.5.1.46 DEV Parity Control Register 1 (DEVCR1)

This register is shown in [Figure 2-51](#) and described in [Table 2-65](#).

**Figure 2-51. DEV Parity Control Register 1 (DEVCR1) [offset = DCh]**

31	Reserved		16
R-0			
15	Reserved	4	3
R-0		0	DEVPARSEL
R/WP-Ah			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-65. DEV Parity Control Register 1 (DEVCR1) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	DEVPARSEL		Device parity select bit key. <b>Note:</b> After an odd (DEVPARSEL = Ah) or even ( DEVPARSEL = 5h) scheme is programmed into the DEVPARSEL register, any one bit change can be detected and will retain its programmed scheme. More than one bit changes in DEVPARSEL will cause a default to odd parity scheme.
		Ah	The device parity is odd.
		5h	The device parity is even.

### 2.5.1.47 System Exception Control Register (SYSECR)

The SYSECR register, shown in [Figure 2-52](#) and described in [Table 2-66](#), is used to generate a software reset.

**Figure 2-52. System Exception Control Register (SYSECR) [offset = E0h]**

31	Reserved		16
R-0			
15	14	13	0
RESET1	RESET0	Reserved	R-0
R/WP-0    R/WP-1			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-66. System Exception Control Register (SYSECR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-14	RESET[1-0]	1h 1x, x0	Software reset bits. Setting RESET1 or clearing RESET0 causes a system software reset. No reset will occur. A global system reset will occur.
13-0	Reserved	0	Read returns 0. Writes have no effect.

### 2.5.1.48 System Exception Status Register (SYSESR)

The SYSESR register, shown in [Figure 2-53](#) and described in [Table 2-67](#), shows the source for different resets encountered. Previous reset source status bits are not automatically cleared if new resets occur. All bits in this register can be cleared by writing a '1' to the bit.

**Figure 2-53. System Exception Status Register (SYSESR) [offset = E4h]**

31									16
	Reserved								
	R-0								
15	14	13	12						8
PORST	OSCRST	WDRST							Reserved
R/WC-X	R/WC-X	R/WC-X							R-0
7	6	5	4	3	2	1	0		
Reserved	CPURST	SWRST	EXTRST					Reserved	MPMODE
R-0	R/WC-X	R/WC-X	R/WC-X					R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; C= Clear; X = value unchanged after reset; -n = value after reset

**Table 2-67. System Exception Status Register (SYSESR) Field Descriptions**


Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15	PORST	0	Power-up reset. This bit is set when VCCOR (VCC Out of Range) is detected. No reset has occurred due to the $V_{CC}$ being out of range. A reset was caused by $V_{CC}$ being out of range (nPORST was asserted).
14	OSCRST	0	Reset caused by an oscillator failure or PLL cycle slip. This bit is set when a reset is caused by an oscillator failure or PLL slip. <b>Note: The action taken when an oscillator failure or PLL slip is detected must be configured in the PLLCTL1 register.</b> No reset has occurred due to an oscillator failure or a PLL cycle slip. A reset was caused by an oscillator failure or a PLL cycle slip.
13	WDRST	0	Watchdog reset flag. This bit is set when the last reset was caused by the digital windowed watchdog. During debugging, the ICEPICK logic implemented on the microcontroller also allows a system reset to be generated via the debug logic. This reset is also indicated on the WDRST bit of the SYSESR. This flag can also be set via a reset driven by ICEPICK. No reset has occurred because of the DWWD. A reset was caused by the DWWD.
12-6	Reserved	0	Read returns 0. Writes have no effect.
5	CPURST	0	CPU reset flag. This bit is set when the CPU is reset. <b>Note: A CPU reset can be initiated by the CPU self-test controller (LBIST) or by changing the memory protection (MMU/MPU) configuration in CPURSTCR register.</b> No CPU reset has occurred. A CPU reset occurred.
4	SWRST	0	Software reset flag. This bit is set when a software system reset has occurred. <b>Note: A software system reset can be initiated by writing to the RESET bits in the SYSECR register.</b> No software reset has occurred. A software reset occurred.
3	EXTRST	0	External reset flag. This bit is set when a reset is caused by the external reset pin nRST. The external reset pin has not asserted a reset. A reset has been caused by the external reset pin.
2-1	Reserved	0	Read returns 0. Writes have no effect.

**Table 2-67. System Exception Status Register (SYSESR) Field Descriptions (continued)**

Bit	Field	Value	Description
0	MPMODE	0 1	This indicates the current memory protection unit (MPU) mode. MPU is disabled. MPU is enabled.

**2.5.1.49 System Test Abort Status Register (SYSTASR)**

This register is shown in [Figure 2-54](#) and described in [Table 2-68](#).

**Figure 2-54. System Test Abort Status Register (SYSTASR) [offset = E8h]**

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; C = Clear; -X = Value unchanged after reset; -n = value after reset

**Table 2-68. System Test Abort Status Register (SYSTASR) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Read returns 0. Writes have no effect.
4-0	EFUSE_Abort	0 1h 2h 3h 4h Others 1Fh	<p>Test Abort status flag. These bits are set when test abort occurred:</p> <p><i>Read:</i> The last operation (if any) completed successfully. This is also the value that the error/status register is set to after reset.</p> <p><i>Read:</i> Controller times out because there is no last row sent from the FuseROM.</p> <p><i>Read:</i> The autoload machine was started, either through the SYS_INITZ signal from the system or the JTAG data register. In either case, the autoload machine did not find enough FuseROM data to fill the scan chain.</p> <p><i>Read:</i> The autoload machine was started, either through the SYS_INITZ signal from the system or the JTAG data register. In either case, the autoload machine starts the scan chain with a signature it expects to see after the scan chain is full. The autoload machine was able to fill the scan chain, but the wrong signature was returned.</p> <p><i>Read:</i> The autoload machine was started, either through the SYS_INITZ signal from the system or the JTAG data register. In either case, the autoload machine was not able or not allowed to complete its operation.</p> <p><i>Read:</i> Reserved.</p> <p><i>Write:</i> These bits are cleared to 0.</p>


### 2.5.1.50 Global Status Register (GLBSTAT)

The GLBSTAT register, shown in [Figure 2-55](#) and described in [Table 2-69](#), indicates the FMzPLL (PLL1) slip status and the oscillator fail status.

**NOTE: PLL and OSC fail behavior**

The device behavior after a PLL slip or an oscillator failure is configured in the PLLCTL1 register.

**Figure 2-55. Global Status Register (GLBSTAT) [offset = ECh]**



LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 2-69. Global Status Register (GLBSTAT) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Read returns 0. Writes have no effect.
9	FBSLIP	0	PLL over cycle slip detection. <i>Read:</i> No PLL over cycle slip has been detected. <i>Write:</i> The bit is unchanged.
		1	<i>Read:</i> A PLL over cycle slip has been detected. <i>Write:</i> The bit is cleared to 0.
8	RFSLIP	0	PLL under cycle slip detection. <i>Read:</i> No PLL under cycle slip has been detected. <i>Write:</i> The bit is unchanged.
		1	<i>Read:</i> A PLL under cycle slip has been detected. <i>Write:</i> The bit is cleared to 0.
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	OSCFAIL	0	Oscillator fail flag bit. <i>Read:</i> No oscillator failure has been detected. <i>Write:</i> The bit is unchanged.
		1	<i>Read:</i> An oscillator failure has been detected. <i>Write:</i> The bit is cleared to 0.

### 2.5.1.51 Device Identification Register (DEVID)

The DEVID is a read-only register. It contains device-specific information that is hard-coded during device manufacture. For the initial silicon version, the device identification code value is 802A AD05h. This register is shown in [Figure 2-56](#) and described in [Table 2-70](#).

**Figure 2-56. Device Identification Register (DEVID) [offset = F0h]**

31	30	UNIQUE ID						17	16
CP15		R-K						R-K	
15		13	12	11	10	9	8		
	TECH		I/O VOLTAGE	PERIPHERALPARITY	FLASH ECC	RAM ECC			
	R-K		R-K	R-K	R-K	R-K			
7				3	2	1	0		
	VERSION				PLATFORM ID				
		R-K							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -K =Constant value


**Table 2-70. Device Identification Register (DEVID) Field Descriptions**

Bit	Field	Value	Description
31	CP15	0	CP15 CPU. This bit indicates whether the CPU has a coprocessor 15 (CP15). The CPU has no CP15 present.
		1	The CPU has a CP15 present. The CPU ID can be read using the CP15 C0,C0,0 register.
30-17	UNIQUE ID	0-3FFFh	Device ID. The device ID is unique by device configuration.
16-13	TECH	0 1h 2h 3h 4h 5h	These bits define the process technology by which the device was manufactured. Device manufactured in the C05 process technology. Device manufactured in the F05 process technology. Device manufactured in the C035 process technology. Device manufactured in the F035 process technology. Device manufactured in the C021 process technology. Device manufactured in the F021 process technology.
12	I/O VOLTAGE	0 1	Input/output voltage. This bit defines the I/O voltage of the device. The I/O voltage is 3.3 V. The I/O voltage is 5 V.
11	PERIPHERAL PARITY	0 1	Peripheral parity. This bit indicates whether or not peripheral memory parity is present. The peripheral memories have no parity. The peripheral memories have parity.
10-9	FLASH ECC	0 1h 2h 3h	These bits indicate which parity is present for the program memory. No memory protection is present. The program memory (Flash) has single bit parity. The program memory (Flash) has ECC. This combination is reserved.
8	RAM ECC	0 1	RAM ECC. This bit indicates whether or not RAM memory ECC is present. The RAM memories do not have ECC. The RAM memories have ECC.
7-3	VERSION	0-1Fh	Version. These bits provide the revision of the device.
2-0	PLATFORM ID	5h	The device is part of the TMS570Px family. The TMS570Px ID is always 5h.

### 2.5.1.52 Software Interrupt Vector Register (SSIVEC)

The SSIVEC register, shown in [Figure 2-57](#) and described in [Table 2-71](#), contains information about software interrupts.

**Figure 2-57. Software Interrupt Vector Register (SSIVEC) [offset = F4h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 2-71. Software Interrupt Vector Register (SSIVEC) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-8	SSIDATA	0-FFh	System software interrupt data key. These bits contain the data key value of the source for the system software interrupt, which is indicated by the vector in the SSIVEC[7-0] field.
7-0	SSIVECT		<p>These bits contain the source for the system software interrupt.</p> <p><b>Note:</b> A read from the SSIVECT bits clears the corresponding SSI_FLAG [4-1] bit in the SSIF register, corresponding to the source vector of the system software interrupt.</p> <p><b>Note:</b> The SSIR [4-1] interrupt has the following priority order:            SSIR1 has the highest priority.            SSIR4 has the lowest priority.</p> <p>0 No software interrupt is pending.</p> <p>1h A software interrupt has been generated by writing the correct key value to The SSIR1 register.</p> <p>2h A software interrupt has been generated by writing the correct key value to The SSIR2 register.</p> <p>3h A software interrupt has been generated by writing the correct key value to The SSIR3 register.</p> <p>4h A software interrupt has been generated by writing the correct key value to The SSIR4 register.</p> <p>5h-FFh Reserved</p>

### 2.5.1.53 System Software Interrupt Flag Register (SSIF)

The SSIF register, shown in [Figure 2-58](#) and described in [Table 2-72](#), contains software interrupt flag status information.

**Figure 2-58. System Software Interrupt Flag Register (SSIF) [offset = F8h]**



LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 2-72. System Software Interrupt Flag Register (SSIF) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	SSI_FLAG[4-1]	0 1	<p>System software interrupt flag[4-1]. This flag is set when the correct SSKEY is written to the SSIR register[4-1].</p> <p><b>Note:</b> A read from the SSIVEC register clears the corresponding SSI_FLAG [4-1] bit in the SSIF, corresponding to the source vector of the system software interrupt.</p> <p><i>Read:</i> No IRQ/FIQ interrupt was generated since the bit was last cleared.</p> <p><i>Write:</i> The bit is unchanged.</p> <p><i>Read:</i> An IRQ/FIQ interrupt was generated.</p> <p><i>Write:</i> The bit is cleared to 0.</p>

## 2.5.2 Secondary System Control Registers (SYS2)

This section describes the secondary frame of system registers. The start address of the second system module frame is 0xFFFF E100 and the end address is 0xFFFF E1FF. The registers support 32-, 16-, and 8-bit writes. The offset is relative to the system module frame start address.

**Table 2-73. Secondary System Control Registers Summary**

Offset	Acronym	Register Description	Section
00	PLLCTL3	PLL Control Register 3	<a href="#">Section 2.5.2.1</a>
04h	Reserved	Reserved	
08h	STCCLKDIV	CPU Logic BIST Clock Divider	<a href="#">Section 2.5.2.2</a>
0Ch-20h	Reserved	Reserved	
24h	ECPCNTL	ECP Control Register	<a href="#">Section 2.5.1.45</a>
28h-38h	Reserved	Reserved	
3Ch	CLK2CNTRL	Clock 2 Control Register	<a href="#">Section 2.5.2.3</a>
40h	VCLKACON1	Peripheral Asynchronous Clock Configuration 1 Register	<a href="#">Section 2.5.2.4</a>
44h-6Ch	Reserved	Reserved	
70h	CLKSLIP	Clock Slip Register	<a href="#">Section 2.5.2.5</a>
74h-E8h	Reserved	Reserved	
ECh	EFC_CTLREG	EFUSE Controller Control Register	<a href="#">Section 2.5.2.6</a>
F0h	DIEDL_REG0	Die Identification Register Lower Word	<a href="#">Section 2.5.2.7</a>
F4h	DIEDH_REG1	Die Identification Register Upper Word	<a href="#">Section 2.5.2.8</a>
F8h	DIEDL_REG2	Die Identification Register Lower Word	<a href="#">Section 2.5.2.9</a>
FC <sub>h</sub>	DIEDH_REG3	Die Identification Register Upper Word	<a href="#">Section 2.5.2.10</a>

---

**NOTE:** All additional registers in the secondary system frame are reserved.

---

### 2.5.2.1 PLL Control Register 3 (PLLCTL3)

The PLLCTL3 register is shown in [Figure 2-59](#) and described in [Table 2-74](#); controls the settings of PLL2 (Clock Source 6 - FPLL).

**Figure 2-59. PLL Control Register 3 (PLLCTL3) [offset = 00]**

31	29	28	24	23	22	21	16
ODPLL2		PLLDIV2		Reserved		REFCLKDIV2	
R/WP-1h		R/WP-Fh		R-0		R/WP-2h	
15						0	
		PLL_MUL2					
		R/WP-5F00h					

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-74. PLL Control Register 3 (PLLCTL3) Field Descriptions**

Bit	Field	Value	Description
31-29	ODPLL2	0 to 7	Internal PLL Output Divider, OD2=ODPLL2 + 1, ranges from 1 to 8. $f_{post\_ODCLK2} = f_{output\_CLK2} / OD2$ Note: PLL output clock is gated off if ODPLL2 is changed while the PLL#2 is active.
28-24	PLLDIV2	0 to 31	PLL#2 Output Clock Divider, R2 = PLLDIV2 + 1, ranges from 1 to 32. $f_{PLL2\_CLK} = f_{post\_ODCLK2} / R2$
23-22	Reserved	0	Read/Write, but value has no effect on PLL operation.
21-16	REFCLKDIV2	0 to 63	Reference Clock Divider, NR2 = REFCLKDIV2 + 1, ranges from 1 to 64. $f_{INTCLK2} = f_{OSCIN} / NR2$ Note: This value should not be changed while the PLL#2 is active.
15-0	PLLMUL2		Valid multiplication factors are from 1 to 256. PLL#2 Multiplier, NF2 = (PLLMUL2 / 256) + 1 $f_{VCOCLK2} = f_{INTCLK2} \times NF2$ User and privileged mode (read) Privileged mode (write): 5B00h $f_{VCOCLK2} = f_{INTCLK2} \times 92$ 5C00h $f_{VCOCLK2} = f_{INTCLK2} \times 93$ ... 0B70h      continues in sequence $f_{VCOCLK2} = f_{INTCLK2} \times 184$

### 2.5.2.2 CPU Logic Bist Clock Divider (STCLKDIV)

This register is shown in [Figure 2-60](#) and described in [Table 2-75](#).

**Figure 2-60. CPU Logic BIST Clock Prescaler (STCLKDIV) [offset = 08h]**

31	27	26	24	23	16
Reserved		CLKDIV		Reserved	
R-0		R/WP-0		R-0	
15					0
		Reserved			R-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-75. CPU Logic BIST Clock Prescaler (STCLKDIV) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26-24	CLKDIV	0	Clock divider/prescaler for CPU clock during logic BIST
23-0	Reserved	0	Read returns 0. Writes have no effect.

### 2.5.2.3 Clock 2 Control Register (CLK2CNTRL)

This register is shown in [Figure 2-61](#) and described in [Table 2-76](#).

**Figure 2-61. Clock 2 Control Register (CLK2CNTRL) [offset = 3Ch]**

31								16
			Reserved					
			R-0					
15	12	11		8	7	4	3	0
Reserved		Reserved		Reserved		VCLK3R		
R-0		R/WP-1h		R-0		R/WP-1h		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-76. Clock 2 Control Register (CLK2CNTRL) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	Reserved		Reads return value and writes allowed in privilege mode.
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	VCLK3R	0	VBUS clock3 ratio. The ratio is HCLK divide by 1.
		...	...
		Fh	The ratio is HCLK divided by 16.

### 2.5.2.4 Peripheral Asynchronous Clock Configuration 1 Register (VCLKACON1)

This register is shown in [Figure 2-62](#) and described in [Table 2-77](#).

**Figure 2-62. Peripheral Asynchronous Clock Configuration 1 Register (VCLKACON1) [offset = 40h]**

31	27	26	24	23	21	20	19	16
Reserved	VCLKA4R	Reserved	VCLKA4_DIV_CDDIS	VCLKA4S				
R-0	R/WP-1h	R-0	R/WP-0	R/WP-9h				
15	11	10	8	7	5	4	3	0
Reserved	VCLKA3R	Reserved	VCLKA3_DIV_CDDIS	VCLKA3S				
R-0	R/WP-1h	R-0	R/WP-0	R/WP-9h				

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-77. Peripheral Asynchronous Clock Configuration 1 Register (VCLKACON1) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26-24	VCLKA4R	0	Clock divider for the VCLKA4 source. Output will be present on VCLKA4_DIVR. VCLKA4 domain will be enabled by writing to the CDDIS register and VCLKA4_DIV_CDDIS bit. It can inferred that VCLKA4_DIV clock is disabled when VCLKA4_S clock is disabled.
		...	
		7h	The ratio is VCLKA4 divided by 1.
		...	
		7h	The ratio is VCLKA4 divided by 8.
23-21	Reserved	0	Read returns 0. Writes have no effect.
20	VCLKA4_DIV_CDDIS	0	Disable the VCLKA4 divider output. VCLKA4 domain will be enabled by writing to the CDDIS register
		1	Disable the prescaled VCLKA4 clock on VCLKA4_DIVR. Enable the prescaled VCLKA4 clock on VCLKA4_DIVR.
19-16	VCLKA4S	0	Peripheral asynchronous clock4 source.
		1h	Clock source0 is the source for peripheral asynchronous clock4.
		2h	Clock source1 is the source for peripheral asynchronous clock4.
		3h	Clock source2 is the source for peripheral asynchronous clock4.
		4h	Clock source3 is the source for peripheral asynchronous clock4.
		5h	Clock source4 is the source for peripheral asynchronous clock4.
		6h	Clock source5 is the source for peripheral asynchronous clock4.
		7h	Clock source6 is the source for peripheral asynchronous clock4.
		8h-Fh	Clock source7 is the source for peripheral asynchronous clock4. VCLK is the source for peripheral asynchronous clock4.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10-8	VCLKA3R	0	Clock divider for the VCLKA3 source. Output will be present on VCLKA3_DIVR. VCLKA3 domain will be enabled by writing to the CDDIS register and VCLKA3_DIV_CDDIS bit. It can inferred that VCLKA3_DIV clock is disabled when VCLKA3_S clock is disabled.
		...	
		7h	The ratio is VCLKA3 divided by 1.
		...	
		7h	The ratio is VCLKA3 divided by 8.
7-5	Reserved	0	Read returns 0. Writes have no effect.
4	VCLKA3_DIV_CDDIS	0	Disable the VCLKA3 divider output. VCLKA3 domain will be enabled by writing to the CDDIS register
		1	Disable the prescaled VCLKA3 clock on VCLKA3_DIVR. Enable the prescaled VCLKA3 clock on VCLKA3_DIVR.

**Table 2-77. Peripheral Asynchronous Clock Configuration 1 Register (VCLKACON1) Field Descriptions (continued)**

Bit	Field	Value	Description
3-0	VCLKA3S	0	Peripheral asynchronous clock3 source.
		1h	Clock source0 is the source for peripheral asynchronous clock3.
		2h	Clock source1 is the source for peripheral asynchronous clock3.
		3h	Clock source2 is the source for peripheral asynchronous clock3.
		4h	Clock source3 is the source for peripheral asynchronous clock3.
		5h	Clock source4 is the source for peripheral asynchronous clock3.
		6h	Clock source5 is the source for peripheral asynchronous clock3.
		7h	Clock source6 is the source for peripheral asynchronous clock3.
		8h-Fh	VCLK is the source for peripheral asynchronous clock3.

**NOTE:** Non implemented clock sources should not be enabled or used. A list of the available clock sources is shown in the [Clock Sources Table](#).

### 2.5.2.5 Clock Slip Register (CLKSLIP)

This register is shown in [Figure 2-63](#) and described in [Table 2-78](#).

**Figure 2-63. Clock Slip Register (CLKSLIP) [offset = 70h]**

31	Reserved										16
	R-0										
15	14	13		8	7		4	3	0		
Reserved	PLL1_SLIP_FILTER_COUNT				Reserved		PLL1_SLIP_FILTER_KEY				R/WP-5h

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-78. Clock Slip Register (CLKSLIP) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Read returns 0. Writes have no effect.
13-8	PLL1_SLIP_FILTER_COUNT	0	Configure the count for the filtered PLL slip. Count is on 10M clock.
		3Fh - 1h	On reset, counter value is zero. Counter must be programmed to non-zero value and enabled for the filtering to be enabled
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	PLL1_SLIP_FILTER_KEY	5h Fh Others	Enable the PLL filtering. On reset, the PLL filter is disabled and normal PLL slip passes through. This is an unsupported value. User should avoid writing this value to this field. Enable of filtered PLL slip. Recommended to program 1010 in these bit fields. Enable of PLL slip occurs when the KEY is programmed and a non-zero value is present in the COUNT field.

### 2.5.2.6 EFUSE Controller Control Register (EFC\_CTLREG)

This register is shown in [Figure 2-64](#) and described in [Table 2-79](#).

**Figure 2-64. EFUSE Controller Control Register (EFC\_CTLREG) [offset = ECh]**

31	Reserved		16
	R-0		
15	Reserved	4	3
		EFC_INSTR_WEN	0
		R/W-P-5h	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-79. EFUSE Controller Control Register (EFC\_CTLREG) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	EFC_INSTR_WEN	Ah Others	Enable user write of 4 EFUSE controller instructions. SYS module generates the enable signal which will be tied to OCP_FROM_WRITE_DISABLE on efuse controller port Writing of instructions (Program, ProgramCRA, RunAutoload, and LoadFuseScanchain) to EFC is allowed enabled. Writing of instructions (Program, ProgramCRA, RunAutoload, and LoadFuseScanchain) in EFC registers is blocked.

### 2.5.2.7 Die Identification Register Lower Word (DIEIDL\_REG0)

This register is shown in [Figure 2-65](#) and described in [Table 2-80](#).

**Figure 2-65. Die Identification Register, Lower Word (DIEIDL\_REG0) [offset = F0h]**

31	DIEIDL		0
	R-X		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -X = Value unchanged after reset

**Table 2-80. Die Identification Register, Lower Word (DIEIDL\_REG0) Field Descriptions**

Bit	Field	Value	Description
31-0	DIEIDL(31-0)	0-FFFF FFFFh	This read-only register contains the lower word (31:0) of the die ID information.

### 2.5.2.8 Die Identification Register Upper Word (DIEIDH\_REG1)

This register is shown in [Figure 2-66](#) and described in [Table 2-81](#).

**Figure 2-66. Die Identification Register, Upper Word (DIEIDH\_REG1) [offset = F4h]**

31	DIEIDH	0
	R-X	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -X = Value unchanged after reset

**Table 2-81. Die Identification Register, Upper Word (DIEIDH\_REG1) Field Descriptions**

Bit	Field	Value	Description
31-0	DIEIDH(63-32)	0xFFFF FFFFh	This read-only register contains the upper word (63:32) of the die ID information.

### 2.5.2.9 Die Identification Register Lower Word (DIEIDL\_REG2)

This register is shown in [Figure 2-67](#) and described in [Table 2-82](#).

**Figure 2-67. Die Identification Register, Lower Word (DIEIDL\_REG2) [offset = F8h]**

31	DIEIDL2	0
	R-X	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -X = Value unchanged after reset

**Table 2-82. Die Identification Register, Lower Word (DIEIDL\_REG2) Field Descriptions**

Bit	Field	Value	Description
31-0	DIEIDL2(95-64)	0xFFFF FFFFh	This read-only register contains the lower word (95:64) of the die ID information.

### 2.5.2.10 Die Identification Register Upper Word (DIEIDH\_REG3)

This register is shown in [Figure 2-68](#) and described in [Table 2-83](#).

**Figure 2-68. Die Identification Register, Upper Word (DIEIDH\_REG3) [offset = FCh]**

31	DIEIDH2	0
	R-X	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -X = Value unchanged after reset

**Table 2-83. Die Identification Register, Upper Word (DIEIDH\_REG3) Field Descriptions**

Bit	Field	Value	Description
31-0	DIEIDH2(127-96)	0xFFFF FFFFh	This read-only register contains the upper word (127:97) of the die ID information.

### 2.5.3 Peripheral Central Resource (PCR) Control Registers

This section describes the Peripheral Central Resource (PCR) control registers. The start address of the PCR register frame is 0xFFFF E000 and the end address is 0xFFFF E0FF. [Table 2-84](#) summarizes the registers in the PCR, which are used to configure protection to the peripherals in PCS and PS regions. The following sections provide detailed information about these registers. Not all chip selects exist on this device.

**Table 2-84. Peripheral Central Resource Control Registers Summary**

Offset	Acronym	Register Description	Section
00	PPROTSET0	Peripheral Memory Protection Set Register 0	<a href="#">Section 2.5.3.1</a>
04h	PPROTSET1	Peripheral Memory Protection Set Register 1	<a href="#">Section 2.5.3.2</a>
08h-0Ch	Reserved	Reserved	
10h	PPROTCLR0	Peripheral Memory Protection Clear Register 0	<a href="#">Section 2.5.3.3</a>
14h	PPROTCLR1	Peripheral Memory Protection Clear Register 1	<a href="#">Section 2.5.3.4</a>
18h-1Ch	Reserved	Reserved	
20h	PPROTSET0	Peripheral Protection Set Register 0	<a href="#">Section 2.5.3.5</a>
24h	PPROTSET1	Peripheral Protection Set Register 1	<a href="#">Section 2.5.3.6</a>
28h	PPROTSET2	Peripheral Protection Set Register 2	<a href="#">Section 2.5.3.7</a>
2Ch	PPROTSET3	Peripheral Protection Set Register 3	<a href="#">Section 2.5.3.8</a>
30h-3Ch	Reserved	Reserved	
40h	PPROTCLR0	Peripheral Protection Clear Register 0	<a href="#">Section 2.5.3.9</a>
44h	PPROTCLR1	Peripheral Protection Clear Register 1	<a href="#">Section 2.5.3.10</a>
48h	PPROTCLR2	Peripheral Protection Clear Register 2	<a href="#">Section 2.5.3.11</a>
4Ch	PPROTCLR3	Peripheral Protection Clear Register 3	<a href="#">Section 2.5.3.12</a>
50h-5Ch	Reserved	Reserved	
60h	PCSPWRDWNSET0	Peripheral Memory Power-Down Set Register 0	<a href="#">Section 2.5.3.13</a>
64h	PCSPWRDWNSET1	Peripheral Memory Power-Down Set Register 1	<a href="#">Section 2.5.3.14</a>
68h-6Ch	Reserved	Reserved	
70h	PCSPWRDWNCLR0	Peripheral Memory Power-Down Clear Register 0	<a href="#">Section 2.5.3.15</a>
74h	PCSPWRDWNCLR1	Peripheral Memory Power-Down Clear Register 1	<a href="#">Section 2.5.3.16</a>
78h-7Ch	Reserved	Reserved	
80h	PSPWRDWNSET0	Peripheral Power-Down Set Register 0	<a href="#">Section 2.5.3.17</a>
84h	PSPWRDWNSET1	Peripheral Power-Down Set Register 1	<a href="#">Section 2.5.3.18</a>
88h	PSPWRDWNSET2	Peripheral Power-Down Set Register 2	<a href="#">Section 2.5.3.19</a>
8Ch	PSPWRDWNSET3	Peripheral Power-Down Set Register 3	<a href="#">Section 2.5.3.20</a>
90h-9Ch	Reserved	Reserved	
A0h	PSPWRDWNCLR0	Peripheral Power-Down Clear Register 0	<a href="#">Section 2.5.3.21</a>
A4h	PSPWRDWNCLR1	Peripheral Power-Down Clear Register 1	<a href="#">Section 2.5.3.22</a>
A8h	PSPWRDWNCLR2	Peripheral Power-Down Clear Register 2	<a href="#">Section 2.5.3.23</a>
ACh	PSPWRDWNCLR3	Peripheral Power-Down Clear Register 3	<a href="#">Section 2.5.3.24</a>

### 2.5.3.1 Peripheral Memory Protection Set Register 0 (PMPROTSET0)

This register is shown in [Figure 2-69](#) and described in [Table 2-85](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to non-implemented bits have no effect and reads are 0.

---

**Figure 2-69. Peripheral Memory Protection Set Register 0 (PMPROTSET0) [offset = 00]**

31	PCS[31-0]PROTSET	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-85. Peripheral Memory Protection Set Register 0 (PMPROTSET0) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[31-0]PROTSET	0 1	Peripheral memory frame protection set. <i>Read:</i> The peripheral memory frame can be written to and read from in both user and privileged modes. <i>Write:</i> The bit is unchanged. <i>Read:</i> The peripheral memory frame can be written to only in privileged mode, but it can be read in both user and privileged modes. <i>Write:</i> The corresponding bit in PMPROTSET0 and PMPROTCLR0 registers is set to 1.

### 2.5.3.2 Peripheral Memory Protection Set Register 1 (PMPROTSET1)

This register is shown in [Figure 2-70](#) and described in [Table 2-86](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-70. Peripheral Memory Protection Set Register 1 (PMPROTSET1) [offset = 04h]**

31	PCS[63-32]PROTSET	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-86. Peripheral Memory Protection Set Register 1 (PMPROTSET1) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[63-32]PROTSET	0 1	Peripheral memory frame protection set. <i>Read:</i> The peripheral memory frame can be written to and read from in both user and privileged modes. <i>Write:</i> The bit is unchanged. <i>Read:</i> The peripheral memory frame can be written to only in privileged mode, but it can be read in both user and privileged modes. <i>Write:</i> The corresponding bit in PMPROTSET1 and PMPROTCLR1 registers is set to 1.

### 2.5.3.3 Peripheral Memory Protection Clear Register 0 (PMPROTCLR0)

This register is shown in [Figure 2-71](#) and described in [Table 2-87](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-71. Peripheral Memory Protection Clear Register 0 (PMPROTCLR0) [offset = 10h]**

31	PCS[31-0]PROTCLR	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-87. Peripheral Memory Protection Clear Register 0 (PMPROTCLR0) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[31-0]PROTCLR	0 1	Peripheral memory frame protection clear. <i>Read:</i> The peripheral memory frames can be written to and read from in both user and privileged modes. <i>Write:</i> The bit is unchanged. <i>Read:</i> The peripheral memory frames can be written to only in privileged mode, but it can be read in both user and privileged modes. <i>Write:</i> The corresponding bit in PMPROTSET0 and PMPROTCLR0 registers is cleared to 0.

### 2.5.3.4 Peripheral Memory Protection Clear Register 1 (PMPROTCLR1)

This register is shown in [Figure 2-72](#) and described in [Table 2-88](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-72. Peripheral Memory Protection Clear Register 1 (PMPROTCLR1) [offset = 14h]**

31	PCS[63-32]PROTCLR	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-88. Peripheral Memory Protection Clear Register 1 (PMPROTCLR1) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[63-32]PROTCLR	0 1	Peripheral memory frame protection clear. <i>Read:</i> The peripheral memory frames can be written to and read from in both user and privileged modes. <i>Write:</i> The bit is unchanged. <i>Read:</i> The peripheral memory frames can be written to only in privileged mode, but it can be read in both user and privileged modes. <i>Write:</i> The corresponding bit in PMPROTSET1 and PMPROTCLR1 registers is cleared to 0.

### 2.5.3.5 Peripheral Protection Set Register 0 (PPROTSET0)

There is one bit for each quadrant for PS0 to PS7.

The following are the ways in which quadrants are used within a PS frame-

- (a) The slave uses all the four quadrants

Only the bit corresponding to the quadrant 0 of PSn is implemented. It protects the whole 1K-byte frame. The remaining three bits are not implemented.

- (b) The slave uses two quadrants

Each quadrant has to be in one of these groups- (Quad 0 and Quad 1), or (Quad 2 and Quad 3).

For the group Quad0/Quad1, the bit quadrant 0 protects both quadrants 0 and 1. The bit quadrant 1 is not implemented.

For the group Quad2/Quad3, the bit quadrant 2 protects both quadrants 2 and 3. The bit quadrant 3 is not implemented.

- (c) The slave uses only one quadrant.

In this case, the bit, as specified in [Table 2-89](#), protects the slave.


The above arrangement is true for all the peripheral select (PS0 to PS31), presented in [Section 2.5.3.6 - Section 2.5.3.12](#). This register holds bits for PS0 to PS7 and is shown in [Figure 2-73](#) and described in [Table 2-89](#).

---

**NOTE:** Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-73. Peripheral Protection Set Register 0 (PPROTSET0) [offset = 20h]**



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-89. Peripheral Protection Set Register 0 (PPROTSET0) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[7-0]QUAD[3-0] PROTSET	0	<p>Peripheral select quadrant protection set.</p> <p><i>Read:</i> The peripheral select quadrant can be written to and read from in both user and privileged modes.</p> <p><i>Write:</i> The bit is unchanged.</p>
		1	<p><i>Read:</i> The peripheral select quadrant can be written to only in privileged mode, but it can be read in both user and privileged modes.</p> <p><i>Write:</i> The corresponding bit in PMPROTSET0 and PMPROTCLR0 registers is set to 1.</p>

### 2.5.3.6 Peripheral Protection Set Register 1 (PPROTSET1)

There is one bit for each quadrant for PS8 to PS15. The protection scheme is described in [Section 2.5.3.5](#). This register is shown in [Figure 2-74](#) and described in [Table 2-90](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-74. Peripheral Protection Set Register 1 (PPROTSET1) [offset = 24h]**

31	PCS[15-8]QUAD[3-0]PROTSET	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-90. Peripheral Protection Set Register 1 (PPROTSET1) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[15-8]QUAD[3-0] PROTSET	0  1	<p>Peripheral select quadrant protection set.</p> <p><i>Read:</i> The peripheral select quadrant can be written to and read from in both user and privileged modes.</p> <p><i>Write:</i> The bit is unchanged.</p> <p><i>Read:</i> The peripheral select quadrant can be written to only in privileged mode, but it can be read in both user and privileged modes.</p> <p><i>Write:</i> The corresponding bit in PMPROTSET1 and PMPROTCLR1 registers is set to 1.</p>

### 2.5.3.7 Peripheral Protection Set Register 2 (PPROTSET2)

There is one bit for each quadrant for PS16 to PS23. The protection scheme is described in [Section 2.5.3.5](#). This register is shown in [Figure 2-75](#) and described in [Table 2-91](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-75. Peripheral Protection Set Register 2 (PPROTSET2) [offset = 28h]**

31	PCS[23-16]QUAD[3-0]PROTSET	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-91. Peripheral Protection Set Register 2 (PPROTSET2) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[23-16]QUAD[3-0] PROTSET	0  1	<p>Peripheral select quadrant protection set.</p> <p><i>Read:</i> The peripheral select quadrant can be written to and read from in both user and privileged modes.</p> <p><i>Write:</i> The bit is unchanged.</p> <p><i>Read:</i> The peripheral select quadrant can be written to only in privileged mode, but it can be read in both user and privileged modes.</p> <p><i>Write:</i> The corresponding bit in PMPROTSET2 and PMPROTCLR2 registers is set to 1.</p>

### 2.5.3.8 Peripheral Protection Set Register 3 (PPROTSET3)

There is one bit for each quadrant for PS24 to PS31. The protection scheme is described in [Section 2.5.3.5](#). This register is shown in [Figure 2-76](#) and described in [Table 2-92](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-76. Peripheral Protection Set Register 3 (PPROTSET3) [offset = 2Ch]**

31	PCS[31-0]QUAD[3-0]PROTSET	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-92. Peripheral Protection Set Register 3 (PPROTSET3) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[31-0]QUAD[3-0] PROTSET	0  1	Peripheral select quadrant protection set.  <i>Read:</i> The peripheral select quadrant can be written to and read from in both user and privileged modes. <i>Write:</i> The bit is unchanged.  <i>Read:</i> The peripheral select quadrant can be written to only in privileged mode, but it can be read in both user and privileged modes. <i>Write:</i> The corresponding bit in PMPROTSET3 and PMPROTCLR3 registers is set to 1.

### 2.5.3.9 Peripheral Protection Clear Register 0 (PPROTCLR0)

There is one bit for each quadrant for PS0 to PS7. The protection scheme is described in [Section 2.5.3.5](#). This register is shown in [Figure 2-77](#) and described in [Table 2-93](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-77. Peripheral Protection Clear Register 0 (PPROTCLR0) [offset = 40h]**

31	PCS[7-0]QUAD[3-0]PROTCLR	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-93. Peripheral Protection Clear Register 0 (PPROTCLR0) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[7-0]QUAD[3-0] PROTCLR	0  1	Peripheral select quadrant protection clear.  <i>Read:</i> The peripheral select quadrant can be written to and read from in both user and privileged modes. <i>Write:</i> The bit is unchanged.  <i>Read:</i> The peripheral select quadrant can be written to only in privileged mode, but it can be read in both user and privileged modes. <i>Write:</i> The corresponding bit in PMPROTSET0 and PMPROTCLR0 registers is cleared to 0.

### 2.5.3.10 Peripheral Protection Clear Register 1 (PPROTCLR1)

There is one bit for each quadrant for PS8 to PS15. The protection scheme is described in [Section 2.5.3.5](#). This register is shown in [Figure 2-78](#) and described in [Table 2-94](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-78. Peripheral Protection Clear Register 1 (PPROTCLR1) [offset = 44h]**

31	PCS[15-8]QUAD[3-0]PROTCLR	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-94. Peripheral Protection Clear Register 1 (PPROTCLR1) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[15-8]QUAD[3-0] PROTCLR	0	Peripheral select quadrant protection clear.  <i>Read:</i> The peripheral select quadrant can be written to and read from in both user and privileged modes.  <i>Write:</i> The bit is unchanged.
		1	<i>Read:</i> The peripheral select quadrant can be written to only in privileged mode, but it can be read in both user and privileged modes.  <i>Write:</i> The corresponding bit in PMPROTSET1 and PMPROTCLR1 registers is cleared to 0.

### 2.5.3.11 Peripheral Protection Clear Register 2 (PPROTCLR2)

There is one bit for each quadrant for PS16 to PS23. The protection scheme is described in [Section 2.5.3.5](#). This register is shown in [Figure 2-79](#) and described in [Table 2-95](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-79. Peripheral Protection Clear Register 2 (PPROTCLR2) [offset = 48h]**

31	PCS[23-16]QUAD[3-0]PROTCLR	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-95. Peripheral Protection Clear Register 2 (PPROTCLR2) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[23-16]QUAD[3-0] PROTCLR	0	Peripheral select quadrant protection clear.  <i>Read:</i> The peripheral select quadrant can be written to and read from in both user and privileged modes.  <i>Write:</i> The bit is unchanged.
		1	<i>Read:</i> The peripheral select quadrant can be written to only in privileged mode, but it can be read in both user and privileged modes.  <i>Write:</i> The corresponding bit in PMPROTSET2 and PMPROTCLR2 registers is cleared to 0.

### 2.5.3.12 Peripheral Protection Clear Register 3 (PPROTCLR3)

There is one bit for each quadrant for PS24 to PS31. The protection scheme is described in [Section 2.5.3.5](#). This register is shown in [Figure 2-80](#) and described in [Table 2-96](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-80. Peripheral Protection Clear Register 3 (PPROTCLR3) [offset = 4Ch]**

31	PCS[31-0]QUAD[3-0]PROTCLR	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-96. Peripheral Protection Clear Register 3 (PPROTCLR3) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[31-0]QUAD[3-0] PROTCLR	0 1	Peripheral select quadrant protection clear. <i>Read:</i> The peripheral select quadrant can be written to and read from in both user and privileged modes. <i>Write:</i> The bit is unchanged. <i>Read:</i> The peripheral select quadrant can be written to only in privileged mode, but it can be read in both user and privileged modes. <i>Write:</i> The corresponding bit in PMPROTSET3 and PMPROTCLR3 registers is cleared to 0.

### 2.5.3.13 Peripheral Memory Power-Down Set Register 0 (PCSPWRDWNSET0)

Each bit corresponds to a bit at the same index in the PMPROT register in that they both relate to the same peripheral. This register is shown in [Figure 2-81](#) and described in [Table 2-97](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-81. Peripheral Memory Power-Down Set Register 0 (PCSPWRDWNSET0) [offset = 60h]**

31	PCS[31-0]PWRDNSET	0
R/WP-1		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-97. Peripheral Memory Power-Down Set Register 0 (PCSPWRDWNSET0) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[31-0]PWRDNSET	0 1	Peripheral memory clock power-down set. <i>Read:</i> The peripheral memory clock[31-0] is active. <i>Write:</i> The bit is unchanged. <i>Read:</i> The peripheral memory clock[31-0] is inactive. <i>Write:</i> The corresponding bit in the PCSPWRDWNSET0 and PCSPWRDWNLRC0 registers is set to 1.

### 2.5.3.14 Peripheral Memory Power-Down Set Register 1 (PCSPWRDWNSET1)

This register is shown in [Figure 2-82](#) and described in [Table 2-98](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-82. Peripheral Memory Power-Down Set Register 1 (PCSPWRDWNSET1) [offset = 64h]**

31	PCS[63-32]PWRDNSET	0
		R/WP-1

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-98. Peripheral Memory Power-Down Set Register 1 (PCSPWRDWNSET1) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[63-32]PWRDNSET	0	Peripheral memory clock power-down set. <i>Read:</i> The peripheral memory clock[63-32] is active. <i>Write:</i> The bit is unchanged.
		1	<i>Read:</i> The peripheral memory clock[63-32] is inactive. <i>Write:</i> The corresponding bit in the PCSPWRDWNSET1 and PCSPWRDWNLRCR1 registers is set to 1.

### 2.5.3.15 Peripheral Memory Power-Down Clear Register 0 (PCSPWRDWNLRCR0)

This register is shown in [Figure 2-83](#) and described in [Table 2-99](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-83. Peripheral Memory Power-Down Clear Register 0 (PCSPWRDWNLRCR0) [offset = 70h]**

31	PCS[31-0]PWRDNCLR	0
		R/WP-1

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-99. Peripheral Memory Power-Down Clear Register 0 (PCSPWRDWNLRCR0) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[31-0]PWRDNCLR	0	Peripheral memory clock power-down clear. <i>Read:</i> The peripheral memory clock[31-0] is active. <i>Write:</i> The bit is unchanged.
		1	<i>Read:</i> The peripheral memory clock[31-0] is inactive. <i>Write:</i> The corresponding bit in the PCSPWRDWNSET0 and PCSPWRDWNLRCR0 registers is cleared to 0.

### 2.5.3.16 Peripheral Memory Power-Down Clear Register 1 (PCSPWRDWNCLR1)

This register is shown in [Figure 2-84](#) and described in [Table 2-100](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-84. Peripheral Memory Power-Down Clear Register 1 (PCSPWRDWNCLR1) [offset = 74h]**

31	0
PCS[63-32]PWRDNCLR	
R/WP-1	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-100. Peripheral Memory Power-Down Set Register 1 (PCSPWRDWNCLR1) Field Descriptions**

Bit	Field	Value	Description
31-0	PCS[63-32]PWRDNCLR	0	Peripheral memory clock power-down clear. <i>Read:</i> The peripheral memory clock[63-32] is active. <i>Write:</i> The bit is unchanged.
		1	<i>Read:</i> The peripheral memory clock[63-32] is inactive. <i>Write:</i> The corresponding bit in the PCSPWRDWNSET1 and PCSPWRDWNCLR1 registers is cleared to 0.

### 2.5.3.17 Peripheral Power-Down Set Register 0 (PSPWRDWNSET0)

There is one bit for each quadrant for PS0 to PS7. Each bit of this register corresponds to the bit at the same index in the corresponding PPROT register in that they relate to the same peripheral. These bits are used to power down/power up the clock to the corresponding peripheral.

For every bit implemented in the PPROT register, there is one bit in the PSnPWRDWN register, except when two peripherals (both in PS area) share buses. In that case, only one Power-Down bit is implemented, at the position corresponding to that peripheral whose quadrant comes first (the lower numbered).

The ways in which quadrants can be used within a frame are identical to what is described under PPROTSET0, [Section 2.5.3.5](#).

This arrangement is the same for bits of PS8 to PS31, presented in [Section 2.5.3.18 - Section 2.5.3.24](#). This register holds bits for PS0 to PS7. This register is shown in [Figure 2-85](#) and described in [Table 2-101](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-85. Peripheral Power-Down Set Register 0 (PSPWRDWNSET0) [offset = 80h]**

31	PS[7-0]QUAD[3-0]PWRDWNSET	0
R/WP-1		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-101. Peripheral Power-Down Set Register 0 (PSPWRDWNSET0) Field Descriptions**

Bit	Field	Value	Description
31-0	PS[7-0]QUAD[3-0] PWRDWNSET	0 1	Peripheral select quadrant clock power-down set.  <i>Read:</i> The clock to the peripheral select quadrant is active. <i>Write:</i> The bit is unchanged.  <i>Read:</i> The clock to the peripheral select quadrant is inactive. <i>Write:</i> The corresponding bit in PSPWRDWNSET0 and PSPWRDWNLRC0 registers is set to 1.

### 2.5.3.18 Peripheral Power-Down Set Register 1 (PSPWRDWNSET1)

There is one bit for each quadrant for PS8 to PS15. The protection scheme is described in [Section 2.5.3.17](#). This register is shown in [Figure 2-86](#) and described in [Table 2-102](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-86. Peripheral Power-Down Set Register 1 (PSPWRDWNSET1) [offset = 84h]**

31	PS[15-8]QUAD[3-0]PWRDWNSET	0
R/WP-1		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-102. Peripheral Power-Down Set Register 1 (PSPWRDWNSET1) Field Descriptions**

Bit	Field	Value	Description
31-0	PS[15-8]QUAD[3-0] PWRDWNSET	0 1	Peripheral select quadrant clock power-down set.  <i>Read:</i> The clock to the peripheral select quadrant is active. <i>Write:</i> The bit is unchanged.  <i>Read:</i> The clock to the peripheral select quadrant is inactive. <i>Write:</i> The corresponding bit in PSPWRDWNSET1 and PSPWRDWNCRL1 registers is set to 1.

### 2.5.3.19 Peripheral Power-Down Set Register 2 (PSPWRDWNSET2)

There is one bit for each quadrant for PS16 to PS23. The protection scheme is described in [Section 2.5.3.17](#). This register is shown in [Figure 2-87](#) and described in [Table 2-103](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-87. Peripheral Power-Down Set Register 2 (PSPWRDWNSET2) [offset = 88h]**

31	PS[23-16]QUAD[3-0]PWRDWNSET	0
R/WP-1		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-103. Peripheral Power-Down Set Register 2 (PSPWRDWNSET2) Field Descriptions**

Bit	Field	Value	Description
31-0	PS[23-16]QUAD[3-0] PWRDWNSET	0 1	Peripheral select quadrant clock power-down set.  <i>Read:</i> The clock to the peripheral select quadrant is active. <i>Write:</i> The bit is unchanged.  <i>Read:</i> The clock to the peripheral select quadrant is inactive. <i>Write:</i> The corresponding bit in PSPWRDWNSET2 and PSPWRDWNCRL2 registers is set to 1.

### 2.5.3.20 Peripheral Power-Down Set Register 3 (PSPWRDWNSET3)

There is one bit for each quadrant for PS24 to PS31. The protection scheme is described in [Section 2.5.3.17](#). This register is shown in [Figure 2-88](#) and described in [Table 2-104](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-88. Peripheral Power-Down Set Register 3 (PSPWRDWNSET3) [offset = 8Ch]**

31	PS[31-24]QUAD[3-0]PWRDWNSET	0
R/WP-1		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-104. Peripheral Power-Down Set Register 3 (PSPWRDWNSET3) Field Descriptions**

Bit	Field	Value	Description
31-0	PS[31-24]QUAD[3-0] PWRDWNSET	0 1	Peripheral select quadrant clock power-down set.  <i>Read:</i> The clock to the peripheral select quadrant is active. <i>Write:</i> The bit is unchanged.  <i>Read:</i> The clock to the peripheral select quadrant is inactive. <i>Write:</i> The corresponding bit in PSPWRDWNSET3 and PSPWRDWNCRL3 registers is set to 1.

### 2.5.3.21 Peripheral Power-Down Clear Register 0 (PSPWRDWNCRL0)

There is one bit for each quadrant for PS0 to PS7. The protection scheme is described in [Section 2.5.3.17](#). This register is shown in [Figure 2-89](#) and described in [Table 2-105](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-89. Peripheral Power-Down Clear Register 0 (PSPWRDWNCRL0) [offset = A0h]**

31	PS[7-0]QUAD[3-0]PWRDWNCRL	0
R/WP-1		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-105. Peripheral Power-Down Clear Register 0 (PSPWRDWNCRL0) Field Descriptions**

Bit	Field	Value	Description
31-0	PS[7-0]QUAD[3-0] PWRDWNCRL	0 1	Peripheral select quadrant clock power-down clear.  <i>Read:</i> The clock to the peripheral select quadrant is active. <i>Write:</i> The bit is unchanged.  <i>Read:</i> The clock to the peripheral select quadrant is inactive. <i>Write:</i> The corresponding bit in PSPWRDWNSET0 and PSPWRDWNCRL0 registers is cleared to 0.

### 2.5.3.22 Peripheral Power-Down Clear Register 1 (PSPWRDWNCRL1)

There is one bit for each quadrant for PS8 to PS15. The protection scheme is described in [Section 2.5.3.17](#). This register is shown in [Figure 2-90](#) and described in [Table 2-106](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-90. Peripheral Power-Down Clear Register 1 (PSPWRDWNCRL1) [offset = A4h]**

31	PS[15-8]QUAD[3-0]PWRDWNCRL	0
R/WP-1		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-106. Peripheral Power-Down Clear Register 1 (PSPWRDWNCRL1) Field Descriptions**

Bit	Field	Value	Description
31-0	PS[15-8]QUAD[3-0] PWRDWNCRL	0 1	Peripheral select quadrant clock power-down clear.  <i>Read:</i> The clock to the peripheral select quadrant is active. <i>Write:</i> The bit is unchanged.  <i>Read:</i> The clock to the peripheral select quadrant is inactive. <i>Write:</i> The corresponding bit in PSPWRDWNSET1 and PSPWRDWNCRL1 registers is cleared to 0.

### 2.5.3.23 Peripheral Power-Down Clear Register 2 (PSPWRDWNCRL2)

There is one bit for each quadrant for PS16 to PS23. The protection scheme is described in [Section 2.5.3.17](#). This register is shown in [Figure 2-91](#) and described in [Table 2-107](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-91. Peripheral Power-Down Clear Register 2 (PSPWRDWNCRL2) [offset = A8h]**

31	PS[23-16]QUAD[3-0]PWRDWNCRL	0
R/WP-1		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-107. Peripheral Power-Down Clear Register 2 (PSPWRDWNCRL2) Field Descriptions**

Bit	Field	Value	Description
31-0	PS[23-16]QUAD[3-0] PWRDWNCRL	0 1	Peripheral select quadrant clock power-down clear.  <i>Read:</i> The clock to the peripheral select quadrant is active. <i>Write:</i> The bit is unchanged.  <i>Read:</i> The clock to the peripheral select quadrant is inactive. <i>Write:</i> The corresponding bit in PSPWRDWNSET2 and PSPWRDWNCRL2 registers is cleared to 0.

### 2.5.3.24 Peripheral Power-Down Clear Register 3 (PSPWRDWNCLR3)

There is one bit for each quadrant for PS24 to PS31. The protection scheme is described in [Section 2.5.3.17](#). This register is shown in [Figure 2-92](#) and described in [Table 2-108](#).

---

**NOTE:** Only those bits that have a slave at the corresponding bit position are implemented. Writes to nonimplemented bits have no effect and reads are 0.

---

**Figure 2-92. Peripheral Power-Down Clear Register 3 (PSPWRDWNCLR) [offset = ACh]**

31	PS[31-24]QUAD[3-0]PWRDWNCLR	0
R/WP-1		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-108. Peripheral Power-Down Clear Register 3 (PSPWRDWNCLR3) Field Descriptions**

Bit	Field	Value	Description
31-0	PS[31-24]QUAD[3-0] PWRDWNCLR	0  1	Peripheral select quadrant clock power-down clear. <i>Read:</i> The clock to the peripheral select quadrant is active. <i>Write:</i> The bit is unchanged.  <i>Read:</i> The clock to the peripheral select quadrant is inactive. <i>Write:</i> The corresponding bit in PSPWRDWNSET3 and PSPWRDWNCLR3 registers is cleared to 0.

## **Power Management Module (PMM)**

This chapter describes the power management module (PMM).

Topic	Page
3.1 Overview .....	198
3.2 Power Domains .....	200
3.3 PMM Operation .....	202
3.4 PMM Registers .....	205

### 3.1 Overview

The microcontroller is part of the Hercules family of microcontrollers from Texas Instruments for safety-critical applications. Several functions are implemented on this microcontroller targeted towards varied applications. The core logic is divided into several domains that can be independently turned on or off based on the application's requirements. This allows an application to reduce the leakage current for a core domain that has modules that are not being used by the application.

This chapter describes the Power Management Module (PMM). The PMM provides memory-mapped registers that control the states of the supported power domains. The PMM includes interfaces to the Power Mode Controller (PMC) and the Power State Controller (PSCON). The PMC and PSCON control the power up/down sequence of each power domain.


#### 3.1.1 Main Features of the Power Management Module (PMM)

The main features of the PMM implemented on the microcontroller are:

- Supports 5 logic power domains: PD1, PD2, PD3, PD4 and PD5  
Note that PD1 is an always-ON power domain and is not controlled by the PMM.
- Supports 3 memory-only power domains: RAM\_PD1, RAM\_PD2 and RAM\_PD3
- Manages the clocks for each power domain
- Manages the resets to each power domain
- Includes failsafe compare logic to continuously monitor the states of each power domain
- Supports diagnostic and self-test logic to validate failsafe compare logic

#### 3.1.2 Block Diagram

Figure 3-1. PMM Block Diagram



PMM consists of several key components:

- Register interface – the PMM control registers are mapped to the device memory space and start at address 0xFFFF0000.
- System Interface – the PMM receives the clocks, resets, errors and all other control signals through this interface.
- PSCON Diagnostic Compare – this block compares the outputs of each primary PSCON and the respective diagnostic PSCON implemented for failsafe safety.
- Self-Test Diagnostic – this block contains the logic to place the PSCON diagnostic compare block in a self-test mode in order to test the failsafe feature.
- Clock management – the PMM provides independent clock gating and handshaking controls for each power domain and also generates the clock domains for each power domain.
- Reset Management – the PMM provides independent reset signals for each power domain.
- Power State Controller (PSCON) – The PSCON is a finite state machine that controls the power sequence of a power domain from one state to another. Each power domain is controlled by one dedicated PSCON.
- Power Domain – A power domain is a group of logic and/or memories which is separated from the global power supply via power switches. These power switches are controlled by the PSCON and can be turned on or off.

### 3.2 Power Domains

**Figure 3-2. Core Power Domains**




Figure 3-2 shows the core and memory power domains implemented on the microcontroller.

This device has 8 separate core power domains:

- PD1 is an always-ON domain and is not controlled by PMM. It contains the CPU as well as other principal modules and the interconnect required for operation of the microcontroller. This domain also includes 64KB of the tightly-coupled RAM. The PD1 can operate on its own even when all the other core power domains are turned off by the PMM. Note that all I/Os are in this always-ON domain as well.

Core power domains PD2 through PD5 and RAM\_PD1 through RAM\_PD3 are controlled by the PMM.

- PD2 contains the Embedded Trace Macrocell (ETM-R4), RAM Trace Port (RTP), and Data Modification Module (DMM) components of the debug sub-system as well as the Parameter Overlay Module (POM).
- PD3 contains some additional peripheral modules as an enhanced configuration over and above the peripheral set available in PD1. These include a second High-End Timer (NHET2) with its dedicated transfer unit (HTU2), a second Analog-to-Digital Converter (ADC2), a Serial Communication Interface (SCI), an Inter-Integrated Circuit controller (I2C), a third Controller Area Network controller (DCAN3), and a fourth Serial Peripheral Interface module (SPI4).
- PD4 contains the FlexRay controller and its dedicated transfer unit (FTU).
- PD5 contains the Ethernet controller (EMAC), the External Memory Interface (EMIF), as well as some components of the interconnect fabric required by these modules.
- RAM\_PD1, RAM\_PD2 and RAM\_PD3 each contain 64KB of tightly-coupled RAM.

---

**NOTE: Switching of Power Domains**

The microcontrollers only support static switching of the power domains. That is, the power domains can be turned ON or OFF one time during device initialization. Once configured, it is not allowed to change the state of a power domain without first asserting a system reset.

---

### 3.3 PMM Operation

It is important to understand some fundamental concepts beforehand.

#### 3.3.1 Power Switch

A power domain gets its power supply via a power switch. The power switch creates a link between the global core supply plane and the local switchable power domain supply. Each power domain uses multiple power switches, which are daisy-chained together.

#### 3.3.2 Power Domain State

Each core power domain can be in one of three states: Active, Idle, or Off.

In the **active** state, a power domain is fully powered with normal supply voltage.

In the **idle** state, all clocks to a power domain are turned off (driven low). The supply voltage is still maintained at the normal level.

In the **off** state, a power domain is completely cut off from the power supply.

#### 3.3.3 Default Power Domain State

The default state of each power domain, except for PD1, is controlled by TI during production testing via programmation of individual bits within the reset configuration word in the TI-OTP sector of flash bank 0. This allows each power domain to default to either the active state or the off state.

#### 3.3.4 Disabling a Power Domain Permanently

TI can also permanently disable any power domain, except for PD1. This is also controlled by programmation of individual bits within the reset configuration word in the TI-OTP sector of flash bank 0.

#### 3.3.5 Changing Power Domain State

A domain can only change state when commanded by the application. Each domain has an associated 4-bit key to define the intended power state. When the correct key is programmed, the PMM initiates the sequence to transition that domain to the commanded state.

A power state transition is considered complete only when every single power switch for that domain has switched over to the commanded state.

##### 3.3.5.1 Turning a Power Domain Off

It is necessary to turn off all clocks going to a power domain before that domain can be powered down. PMM contains the hardware interlocks to handle this. Each power domain has an associated memory-mapped register which allows the application to turn off clocks to that power domain.

Steps to power down a domain with logic – PD2, PD3, PD4, PD5:

1. Write to the PDCLK\_DISx register to disable all clocks to the power domain.
2. Write 0xA to the LOGICPDONx register to power down the domain.
3. Poll for LOGICPDPWRSTATx to become “00”. The power domain is now powered down.

A power domain with only SRAM macros does not have a clock input, so the sequence is shorter. This applies to RAM\_PD1, RAM\_PD2 and RAM\_PD3 power domains shown in [Figure 3-2](#):

1. Write the correct key to the MEMPDONx register to power down the domain.
2. Poll for MEMPDPWRSTATx to become “00”. The power domain is now powered down.

### 3.3.5.2 Turning a Power Domain On

A power domain can be turned on by writing the correct key to the LOGICPDON or MEMPDON register. PMM will automatically restart the clocks to the power domain once the power is restored if the “automatic clock enable upon wake up” option is selected. If this option is not selected, the application can turn on clocks to the power domain by clearing the PDCLK\_DIS register. The application must poll the DOMAINISON register to ensure that the power has been fully restored before enabling the clocks.

---

**NOTE:** if a power domain is permanently disabled by TI, then the application cannot turn that power domain back on. No error is generated if the application attempts to do so.

---

### 3.3.6 Reset Management

PMM handles the reset sequence for each power domain. When a power domain is turned on from an off state, the PMM will reset the power domain to ensure that all logic begins in its default reset state.

PMM generates nPORRST (power-on reset), nRST (system reset), nPRST (peripheral reset), and nTRST (test / debug logic reset) for each domain.

### 3.3.7 Diagnostic Power State Controller (PSCON)

Each power domain state is controlled by a primary PSCON. There is a second PSCON as well for each power domain. This is the diagnostic PSCON. All power management inputs to a power domain are controlled only by the primary PSCON. All power management outputs from the power domain are fed back to both the primary and the diagnostic PSCON.

The PMM commands both the PSCON identically so that they are always in a lock-step operating mode. A dedicated compare unit checks the outputs of the two PSCON modules on every cycle.

### 3.3.8 PSCON Compare Block

The diagnostic compare block can operate in one of four modes:

#### 3.3.8.1 Lock-Step Mode

This is the default mode of operation of the PSCON compare block. The PSCON diagnostic compare block compares the outputs from the two PSCONs on every cycle. Any mismatch in the PSCON outputs is indicated as a PSCON compare error. This error signal is mapped to the Error Signaling Module’s (ESM) Group1 channel 38. The application can define the response to this error.

#### 3.3.8.2 Self-Test Mode

A self-test mechanism is provided to check the PSCON compare logic for faults. The compare error signal output is disabled in self-test mode. The PSCON diagnostic compare block generates two types of patterns during self-test mode: compare match test followed by compare mismatch test. During the self-test, each test pattern is applied on both PSCON signal ports of the PSCON diagnostic compare block and then is clocked for one cycle. The duration of the self-test is 24 cycles. Any detected fault is indicated as a self-test error, mapped to ESM group1 channel 39. If no fault is detected, the self-test complete flag is set.

The application can poll for this flag to be set and then switch the mode of the PSCON compare block back to lock-step mode by writing to the mode key register.

---

**NOTE: PSCON operation when compare block is in self-test mode**

When the PSCON compare block is in its self-test mode, both PSCONs continue to function normally. However, there is no comparison done on the PSCON outputs.

---

**Compare match test:**

An identical vector is applied to both input ports at the same time, thereby expecting a compare match. If the compare unit produces a mismatch then the self-test error flag is set and the self-test error signal is generated. The compare match test is terminated if a compare mismatch is detected. The compare match test takes 4 cycles to complete when the test passes.

**Compare mismatch test:**

A vector with all 1's is applied to the PSCON diagnostic compare block's primary input port and the same input is also applied to the secondary input port but with one bit flipped starting from bit position 0. The unequal vectors should cause the PSCON diagnostic compare block to generate a compare mismatch at bit position 0. In case a mismatch is not detected, a self-test error is indicated. This compare mismatch test algorithm is repeated until every single bit position is verified on both PSCON signal ports.

### 3.3.8.3 Error-Forcing Mode

This mode is designed specifically to ensure that the error signal output from the PSCON compare block is not stuck inactive. In this mode, a test pattern is applied to the PSCON related inputs of the compare logic to force an error. The application can clear the flag for ESM group1 channel 38 once the error is flagged. If the ESM group1 channel 38 flag does not get set, this indicates that the PSCON compare error signal is stuck inactive and cannot be relied upon to detect a PSCON mismatch.

### 3.3.8.4 Self-Test Error-Forcing Mode

In this mode, an error is forced so that the self-test error output from the PSCON compare block is activated. The application can clear the flag for ESM group1 channel 39 once the error is flagged. If the ESM group1 channel 39 flag does not get set, this indicates that the PSCON compare block self-test error signal is stuck inactive and there is no self-test mechanism available for the PSCON compare block.

### 3.3.8.5 PMM Operation During CPU Halt Debug Mode

No compare errors are generated when the CPU is halted in debug mode, regardless of the mode of the diagnostic compare block. No status flags are updated in this mode. Normal operation of the compare block is resumed once the CPU exits the debug mode.

### 3.4 PMM Registers

**Table 3-1** shows a summary of the control registers in the PMM module. The registers support 32-bit, 16-bit and 8-bit accesses. The address offset is specified from the base address of FFFF 0000h. Any access to an unimplemented location within the PMM register frame will generate a bus error that results in an Abort exception.

**Table 3-1. PMM Register Summary**

Offset	Acronym	Register Description	Section
00	LOGICPDPWRCTRL0	Logic Power Domain Control Register 0	<a href="#">Section 3.4.1</a>
04h-0Ch	Reserved	Reserved	
10h	MEMPDPWRCTRL0	Memory Power Domain Control Register 0	<a href="#">Section 3.4.2</a>
14h-1Ch	Reserved	Reserved	
20h	PDCLKDIS	Power Domain Clock Disable Register	<a href="#">Section 3.4.3</a>
24h	PDCLKDISSET	Power Domain Clock Disable Set Register	<a href="#">Section 3.4.4</a>
28h	PDCLKDISCLR	Power Domain Clock Disable Clear Register	<a href="#">Section 3.4.5</a>
30h-3Ch	Reserved	Reserved	
40h	LOGICPDPWRSTAT0	Logic Power Domain PD2 Power Status Register	<a href="#">Section 3.4.6</a>
44h	LOGICPDPWRSTAT1	Logic Power Domain PD3 Power Status Register	<a href="#">Section 3.4.7</a>
48h	LOGICPDPWRSTAT2	Logic Power Domain PD4 Power Status Register	<a href="#">Section 3.4.8</a>
4Ch	LOGICPDPWRSTAT3	Logic Power Domain PD5 Power Status Register	<a href="#">Section 3.4.9</a>
50h-7Fh	Reserved	Reserved	
80h	MEMPDPWRSTAT0	Memory Power Domain RAM_PD1 Power Status Register	<a href="#">Section 3.4.10</a>
84h	MEMPDPWRSTAT1	Memory Power Domain RAM_PD2 Power Status Register	<a href="#">Section 3.4.11</a>
88h	MEMPDPWRSTAT2	Memory Power Domain RAM_PD3 Power Status Register	<a href="#">Section 3.4.12</a>
8Ch-9Fh	Reserved	Reserved	
A0h	GLOBALCTRL1	Global Control Register 1	<a href="#">Section 3.4.13</a>
A8h	GLOBALSTAT	Global Status Register	<a href="#">Section 3.4.14</a>
ACh	PRCKEYREG	PSCON Diagnostic Compare Key Register	<a href="#">Section 3.4.15</a>
B0h	LPDDCSTAT1	LogicPD PSCON Diagnostic Compare Status Register 1	<a href="#">Section 3.4.16</a>
B4h	LPDDCSTAT2	LogicPD PSCON Diagnostic Compare Status Register 2	<a href="#">Section 3.4.17</a>
B8h	MPDDCSTAT1	Memory PD PSCON Diagnostic Compare Status Register 1	<a href="#">Section 3.4.18</a>
BCh	MPDDCSTAT2	Memory PD PSCON Diagnostic Compare Status Register 2	<a href="#">Section 3.4.19</a>
C0h	ISODIAGSTAT	Isolation Diagnostic Status Register	<a href="#">Section 3.4.20</a>

### 3.4.1 Logic Power Domain Control Register (LOGICPDPWRCTRL0)

**Figure 3-3. Logic Power Domain Control Register (LOGICPDPWRCTRL0) [offset = 00]**

31	28	27	24	23	20	19	16
Reserved		LOGICPDON0		Reserved		LOGICPDON1	
R-0		R/WP-n		R-0		R/WP-n	
15	12	11	8	7	4	3	0
Reserved		LOGICPDON2		Reserved		LOGICPDON3	
R-0		R/WP-n		R-0		R/WP-n	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-2. Logic Power Domain Control Register (LOGICPDPWRCTRL0) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Read returns 0. Writes have no effect.
27-24	LOGICPDON0	Ah 9h Any other value	Read in User and Privileged Mode. Write in Privileged Mode only. Read: Power domain PD2 is in OFF state. Write: Power domain PD2 is commanded to switch to OFF state. Reserved Read: Power domain PD2 is in Active state. Write: Power domain PD2 is commanded to switch to Active state.
23-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	LOGICPDON1	Ah 9h Any other value	Read in User and Privileged Mode. Write in Privileged Mode only. Read: Power domain PD3 is in OFF state. Write: Power domain PD3 is commanded to switch to OFF state. Reserved Read: Power domain PD3 is in Active state. Write: Power domain PD3 is commanded to switch to Active state.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	LOGICPDON2	Ah 9h Any other value	Read in User and Privileged Mode. Write in Privileged Mode only. Read: Power domain PD4 is in OFF state. Write: Power domain PD4 is commanded to switch to OFF state. Reserved Read: Power domain PD4 is in Active state. Write: Power domain PD4 is commanded to switch to Active state.
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	LOGICPDON3	Ah 9h Any other value	Read in User and Privileged Mode. Write in Privileged Mode only. Read: Power domain PD5 is in OFF state. Write: Power domain PD5 is commanded to switch to OFF state. Reserved Read: Power domain PD5 is in Active state. Write: Power domain PD5 is commanded to switch to Active state.

### 3.4.2 Memory Power Domain Control Register 0 (MEMPDPWRCTRL0)

**Figure 3-4. Memory Power Domain Control Register 0 (MEMPDPWRCTRL0) [offset = 10h]**

31	28	27	24	23	20	19	16
Reserved		MEMPDON0		Reserved		MEMPDON1	
R-0		R/WP-n		R-0		R/WP-n	
15	12	11	8	7			0
Reserved		MEMPDON2		Reserved		R-0	
R-0		R/WP-n					

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset


The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-3. Memory Power Domain Control Register 0 (MEMPDPWRCTRL0) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Read returns 0. Writes have no effect.
27-24	MEMPDON0	Ah 9h Any other value	Read in User and Privileged Mode. Write in Privileged Mode only. Read: Power domain RAM_PD1 is in OFF state. Write: Power domain RAM_PD1 is commanded to switch to OFF state. Reserved Read: Power domain RAM_PD1 is in Active state. Write: Power domain RAM_PD1 is commanded to switch to Active state.
23-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	MEMPDON1	Ah 9h Any other value	Read in User and Privileged Mode. Write in Privileged Mode only. Read: Power domain RAM_PD2 is in OFF state. Write: Power domain RAM_PD2 is commanded to switch to OFF state. Reserved Read: Power domain RAM_PD2 is in Active state. Write: Power domain RAM_PD2 is commanded to switch to Active state.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	MEMPDON2	Ah 9h Any other value	Read in User and Privileged Mode. Write in Privileged Mode only. Read: Power domain RAM_PD3 is in OFF state. Write: Power domain RAM_PD3 is commanded to switch to OFF state. Reserved Read: Power domain RAM_PD3 is in Active state. Write: Power domain RAM_PD3 is commanded to switch to Active state.
7-0	Reserved	0	Read returns 0. Writes have no effect.

### 3.4.3 Power Domain Clock Disable Register (PDCLKDISREG)

**Figure 3-5. Power Domain Clock Disable Register (PDCLKDISREG) [offset = 20h]**



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-4. Power Domain Clock Disable Register (PDCLKDISREG) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3	PDCLK_DIS[3]	0	Read in User and Privileged Mode returns the current value of PDCLK_DIS[3]. Write in Privileged Mode only. 0 Enable clocks to logic power domain PD5 1 Disable clocks to logic power domain PD5
2	PDCLK_DIS[2]	0	Read in User and Privileged Mode returns the current value of PDCLK_DIS[2]. Write in Privileged Mode only 0 Enable clocks to logic power domain PD4 1 Disable clocks to logic power domain PD4
1	PDCLK_DIS[1]	0	Read in User and Privileged Mode returns the current value of PDCLK_DIS[1]. Write in Privileged Mode only. 0 Enable clocks to logic power domain PD3 1 Disable clocks to logic power domain PD3
0	PDCLK_DIS[0]	0	Read in User and Privileged Mode returns the current value of PDCLK_DIS[0]. Write in Privileged Mode only. 0 Enable clocks to logic power domain PD2 1 Disable clocks to logic power domain PD2

### 3.4.4 Power Domain Clock Disable Set Register (PDCLKDISSETREG)

**Figure 3-6. Power Domain Clock Disable Set Register (PDCLKDISSETREG) [offset = 24h]**

31	Reserved						8
R-0							
7	Reserved	4	3	2	1	0	
		R-0	R/WP-n	R/WP-n	R/WP-n	R/WP-n	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-5. Power Domain Clock Disable Set Register (PDCLKDISSETREG) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3	PDCLK_DISSET[3]	0 1	Read in User and Privileged Mode returns the current value of PDCLK_DISSET[3]. Write in Privileged Mode only. No effect to state of clocks to power domain PD5 Disable clocks to logic power domain PD5
2	PDCLK_DISSET[2]	0 1	Read in User and Privileged Mode returns the current value of PDCLK_DISSET[2]. Write in Privileged Mode only. No effect to state of clocks to power domain PD4 Disable clocks to logic power domain PD4
1	PDCLK_DISSET[1]	0 1	Read in User and Privileged Mode returns the current value of PDCLK_DISSET[1]. Write in Privileged Mode only. No effect to state of clocks to power domain PD3 Disable clocks to logic power domain PD3
0	PDCLK_DISSET[0]	0 1	Read in User and Privileged Mode returns the current value of PDCLK_DISSET[0]. Write in Privileged Mode only. No effect to state of clocks to power domain PD2 Disable clocks to logic power domain PD2

### 3.4.5 Power Domain Clock Disable Clear Register (PDCLKDISCLRREG)

**Figure 3-7. Power Domain Clock Disable Clear Register (PDCLKDISCLRREG) [offset = 28h]**

31	Reserved						8
R-0							
7	Reserved	4	3	2	1	0	
	R-0		PDCLK_DISCL R(3)	PDCLK_DISCL R(2)	PDCLK_DISCL R(1)	PDCLK_DISCL R(0)	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-6. Power Domain Clock Disable Clear Register (PDCLKDISCLRREG) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3	PDCLK_DISCLR[3]	0 1	Read in User and Privileged Mode returns the current value of PDCLK_DIS[3]. Write in Privileged Mode only. No effect to state of clocks to power domain PD5 Enable clocks to logic power domain PD5
2	PDCLK_DISCLR[2]	0 1	Read in User and Privileged Mode returns the current value of PDCLK_DIS[2]. Write in Privileged Mode only. No effect to state of clocks to power domain PD4 Enable clocks to logic power domain PD4
1	PDCLK_DISCLR[1]	0 1	Read in User and Privileged Mode returns the current value of PDCLK_DIS[1]. Write in Privileged Mode only. No effect to state of clocks to power domain PD3 Enable clocks to logic power domain PD3
0	PDCLK_DISCLR[0]	0 1	Read in User and Privileged Mode returns the current value of PDCLK_DIS[0]. Write in Privileged Mode only. No effect to state of clocks to power domain PD2 Enable clocks to logic power domain PD2

### 3.4.6 Logic Power Domain PD2 Power Status Register (LOGICPDPWRSTAT0)

**Figure 3-8. Logic Power Domain PD2 Power Status Register (LOGICPDPWRSTAT0) [offset = 40h]**

31	Reserved	25	24	23	17	16
		LOGIC IN TRANS0		Reserved	MEM IN TRANS0	
R-0		R-n		R-0	R-n	
15		9	8	7	2	1 0
	Reserved	DOMAIN ON0		Reserved	LOGICPDPWR STAT0	
R-0		R-n		R-0	R-n	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

This is a read-only register. All writes are ignored.

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-7. Logic Power Domain PD2 Power Status Register (LOGICPDPWRSTAT0) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	LOGIC IN TRANS0	0	Logic in transition status for power domain PD2. Read in User and Privileged Mode.
		1	Logic in power domain PD2 is in the steady Active or OFF state
		1	Logic in power domain PD2 is in the process of power-down/up
13-17	Reserved	0	Read returns 0. Writes have no effect.
16	MEM IN TRANS0	0	Memory in transition status for power domain PD2. Read in User and Privileged Mode.
		0	Memory in power domain PD2 is in the steady Active or OFF state
		1	Memory in power domain PD2 is in the process of power-down/up
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	DOMAIN ON0	0	Current state of power domain PD2. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode.
		0	Power domain PD2 is in the OFF state
		1	Power domain PD2 is in the Active state
7-2	Reserved	0	Read returns 0. Writes have no effect.
1-0	LOGICPDPWR STAT0	0	Logic power domain PD2 power state. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode.
		1h	Logic power domain PD2 is switched OFF
		2h	Logic power domain PD2 is in Idle state
		3h	Reserved
			Logic power domain PD2 is in Active state

### 3.4.7 Logic Power Domain PD3 Power Status Register (LOGICPDPWRSTAT1)

**Figure 3-9. Logic Power Domain PD3 Power Status Register (LOGICPDPWRSTAT1) [offset = 44h]**

31	25	24	23	17	16
Reserved	LOGIC IN TRANS1		Reserved	MEM IN TRANS1	
R-0	R-n		R-0	R-n	
15	9	8	7	2	1 0
Reserved	DOMAIN ON1		Reserved	LOGICPDPWR STAT1	
R-0	R-n		R-0	R-n	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

This is a read-only register. All writes are ignored.

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-8. Logic Power Domain PD3 Power Status Register (LOGICPDPWRSTAT1) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	LOGIC IN TRANS1	0	Logic in transition status for power domain PD3. Read in User and Privileged Mode.
		1	Logic in power domain PD3 is in the steady Active or OFF state
		0	Logic in power domain PD3 is in the process of power-down/up
13-17	Reserved	0	Read returns 0. Writes have no effect.
16	MEM IN TRANS1	0	Memory in transition status for power domain PD3. Read in User and Privileged Mode.
		1	Memory in power domain PD3 is in the steady Active or OFF state
		0	Memory in power domain PD3 is in the process of power-down/up
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	DOMAIN ON1	0	Current state of power domain PD3. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode.
		1	Power domain PD3 is in the OFF state
		0	Power domain PD3 is in the Active state
7-2	Reserved	0	Read returns 0. Writes have no effect.
1-0	LOGICPDPWR STAT1	0	Logic power domain PD3 power state. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode.
		1h	Logic power domain PD3 is switched OFF
		2h	Logic power domain PD3 is in Idle state
		3h	Reserved
		0	Logic power domain PD3 is in Active state

### 3.4.8 Logic Power Domain PD4 Power Status Register (LOGICPDPWRSTAT2)

**Figure 3-10. Logic Power Domain PD4 Power Status Register (LOGICPDPWRSTAT2) [offset = 48h]**

31	25	24	23	17	16
Reserved	LOGIC IN TRANS2		Reserved	MEM IN TRANS2	
R-0	R-n		R-0	R-n	
15	9	8	7	2	1 0
Reserved	DOMAIN ON2		Reserved	LOGICPDPWR STAT2	
R-0	R-n		R-0	R-n	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

This is a read-only register. All writes are ignored.

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-9. Logic Power Domain PD4 Power Status Register (LOGICPDPWRSTAT2) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	LOGIC IN TRANS2	0	Logic in transition status for power domain PD4. Read in User and Privileged Mode.
		1	Logic in power domain PD4 is in the steady Active or OFF state
13-17	Reserved	0	Read returns 0. Writes have no effect.
16	MEM IN TRANS2	0	Memory in transition status for power domain PD4. Read in User and Privileged Mode.
		1	Memory in power domain PD4 is in the steady Active or OFF state
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	DOMAIN ON2	0	Current state of power domain PD4. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode.
		1	Power domain PD4 is in the OFF state
7-2	Reserved	0	Read returns 0. Writes have no effect.
1-0	LOGICPDPWR STAT2	0	Logic power domain PD4 power state. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode.
		1h	Logic power domain PD4 is switched OFF
		2h	Logic power domain PD4 is in Idle state
		3h	Reserved
			Logic power domain PD4 is in Active state

### 3.4.9 Logic Power Domain PD5 Power Status Register (LOGICPDPWRSTAT3)

**Figure 3-11. Logic Power Domain PD5 Power Status Register (LOGICPDPWRSTAT3) [offset = 4Ch]**

31	25	24	23	17	16
Reserved	LOGIC IN TRANS3		Reserved	MEM IN TRANS3	
R-0	R-n		R-0	R-n	
15	9	8	7	2	1 0
Reserved	DOMAIN ON3		Reserved	LOGICPDPWR STAT3	
R-0	R-n		R-0	R-n	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

This is a read-only register. All writes are ignored.

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-10. Logic Power Domain PD5 Power Status Register (LOGICPDPWRSTAT3) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	LOGIC IN TRANS3	0	Logic in transition status for power domain PD5. Read in User and Privileged Mode.
		1	Logic in power domain PD5 is in the steady Active or OFF state
13-17	Reserved	0	Read returns 0. Writes have no effect.
16	MEM IN TRANS3	0	Memory in transition status for power domain PD5. Read in User and Privileged Mode.
		1	Memory in power domain PD5 is in the steady Active or OFF state
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	DOMAIN ON3	0	Current state of power domain PD5. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode.
		1	Power domain PD5 is in the OFF state
7-2	Reserved	0	Read returns 0. Writes have no effect.
1-0	LOGICPDPWR STAT3	0	Logic power domain PD5 power state. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode.
		1h	Logic power domain PD5 is switched OFF
		2h	Logic power domain PD5 is in Idle state
		3h	Reserved
			Logic power domain PD5 is in Active state

### 3.4.10 Memory Power Domain RAM\_PD1 Power Status Register (MEMPDPWRSTAT0)

**Figure 3-12. Memory Power Domain RAM\_PD1 Power Status Register (MEMPDPWRSTAT0) [offset = 80h]**

31	25	24	23	17	16
Reserved	LOGIC IN TRANS0		Reserved	MEM IN TRANS0	
R-0	R-n		R-0	R-n	
15	9	8	7	2	1 0
Reserved	DOMAIN ON0		Reserved	MEMPDPWR STAT0	
R-0	R-n		R-0	R-n	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

This is a read-only register. All writes are ignored.

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-11. Memory Power Domain RAM\_PD1 Power Status Register (MEMPDPWRSTAT0) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	LOGIC IN TRANS0	0 1	Logic in transition status for power domain RAM_PD1. This power domain only contains SRAM macros. However, an SRAM macro also has some digital logic controlled by the PSCON. Therefore, a memory power domain also contains a logic status indicator. Read in User and Privileged Mode. Logic in power domain RAM_PD1 is in the steady Active or OFF state Logic in power domain RAM_PD1 is in the process of power-down/up
13-17	Reserved	0	Read returns 0. Writes have no effect.
16	MEM IN TRANS0	0 1	Memory in transition status for power domain RAM_PD1. Read in User and Privileged Mode. Memory in power domain RAM_PD1 is in the steady Active or OFF state Memory in power domain RAM_PD1 is in the process of power-down/up
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	DOMAIN ON0	0 1	Current state of power domain RAM_PD1. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode. Power domain RAM_PD1 is in the OFF state Power domain RAM_PD1 is in the Active state
7-2	Reserved	0	Read returns 0. Writes have no effect.
1-0	MEMPDPWR STAT0	0 1h 2h 3h	Memory power domain RAM_PD1 power state. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode. Memory power domain RAM_PD1 is switched OFF Reserved Reserved Logic power domain RAM_PD1 is in Active state

### 3.4.11 Memory Power Domain RAM\_PD2 Power Status Register (MEMPDPWRSTAT1)

**Figure 3-13. Memory Power Domain RAM\_PD2 Power Status Register (MEMPDPWRSTAT1) [offset = 84h]**

31	25	24	23	17	16
Reserved	LOGIC IN TRANS1		Reserved	MEM IN TRANS1	
R-0	R-n		R-0	R-n	
15	9	8	7	2	1 0
Reserved	DOMAIN ON1		Reserved	MEMPDPWR STAT1	
R-0	R-n		R-0	R-n	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

This is a read-only register. All writes are ignored.

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-12. Memory Power Domain RAM\_PD2 Power Status Register (MEMPDPWRSTAT1) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	LOGIC IN TRANS1	0 1	Logic in transition status for power domain RAM_PD2. This power domain only contains SRAM macros. However, an SRAM macro also has some digital logic controlled by the PSCON. Therefore, a memory power domain also contains a logic status indicator. Read in User and Privileged Mode. Logic in power domain RAM_PD2 is in the steady Active or OFF state Logic in power domain RAM_PD2 is in the process of power-down/up
13-17	Reserved	0	Read returns 0. Writes have no effect.
16	MEM IN TRANS1	0 1	Memory in transition status for power domain RAM_PD2. Read in User and Privileged Mode. Memory in power domain RAM_PD2 is in the steady Active or OFF state Memory in power domain RAM_PD2 is in the process of power-down/up
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	DOMAIN ON1	0 1	Current state of power domain RAM_PD2. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode. Power domain RAM_PD2 is in the OFF state Power domain RAM_PD2 is in the Active state
7-2	Reserved	0	Read returns 0. Writes have no effect.
1-0	MEMPDPWR STAT1	0 1h 2h 3h	Memory power domain RAM_PD2 power state. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode. Memory power domain RAM_PD2 is switched OFF Reserved Reserved Logic power domain RAM_PD2 is in Active state

### 3.4.12 Memory Power Domain RAM\_PD3 Power Status Register (MEMPDPWRSTAT2)

**Figure 3-14. Memory Power Domain RAM\_PD3 Power Status Register (MEMPDPWRSTAT2) [offset = 88h]**

31	Reserved	LOGIC IN TRANS2	Reserved	MEM IN TRANS2
	R-0	R-n	R-0	R-n
15	Reserved	DOMAIN ON2	Reserved	MEMPDPWR STAT2
	R-0	R-n	R-0	R-n
9	8	7	2	1 0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

This is a read-only register. All writes are ignored.

The default values of the control fields are determined by the device reset configuration word stored in the TI-OTP region of flash bank 0.

**Table 3-13. Memory Power Domain RAM\_PD3 Power Status Register (MEMPDPWRSTAT2) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	LOGIC IN TRANS2	0 1	Logic in transition status for power domain RAM_PD3. This power domain only contains SRAM macros. However, an SRAM macro also has some digital logic controlled by the PSCON. Therefore, a memory power domain also contains a logic status indicator. Read in User and Privileged Mode. Logic in power domain RAM_PD3 is in the steady Active or OFF state Logic in power domain RAM_PD3 is in the process of power-down/up
13-17	Reserved	0	Read returns 0. Writes have no effect.
16	MEM IN TRANS2	0 1	Memory in transition status for power domain RAM_PD3. Read in User and Privileged Mode. Memory in power domain RAM_PD3 is in the steady Active or OFF state Memory in power domain RAM_PD3 is in the process of power-down/up
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	DOMAIN ON2	0 1	Current state of power domain RAM_PD3. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode. Power domain RAM_PD3 is in the OFF state Power domain RAM_PD3 is in the Active state
7-2	Reserved	0	Read returns 0. Writes have no effect.
1-0	MEMPDPWR STAT2	0 1h 2h 3h	Memory power domain RAM_PD3 power state. The default value of this field is controlled by the device reset configuration word in the TI-OTP region of flash bank 0. Read in User and Privileged Mode. Memory power domain RAM_PD3 is switched OFF Reserved Reserved Logic power domain RAM_PD3 is in Active state

### 3.4.13 Global Control Register 1 (GLOBALCTRL1)

**Figure 3-15. Global Control Register 1 (GLOBALCTRL1) [offset = A0h]**

31	Reserved	16
R-0		
15	Reserved	9 8
R-0		
7	Reserved	1 0
R-0		
		R/WP-0
		AUTO CLK WAKE ENA
		R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 3-14. Global Control Register 1 (GLOBALCTRL1) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read returns 0. Writes have no effect.
8	PMCTRL PWRDN	0	PMC/PSCON Power Down
			Read in User and Privileged Mode returns current value of PMCTRL PWRDN. Write in Privileged mode only.
			Enable the clock to pmctrl_wakeup block.
7-1	Reserved	0	Disable the clock to pmctrl_wakeup block, which contains PMC and all PSCONs.
			Read returns 0. Writes have no effect.
			0
0	AUTO CLK WAKE ENA	0	Automatic Clock Enable on Wake Up
			Read in User and Privileged Mode returns current value of AUTO CLK WAKE ENA. Write in Privileged mode only.
			Disable automatic clock wake up. The application must enable clocks by clearing the correct bit in the PDCLK_DIS register.
		1	Enable automatic clock wake up when a power domain transitions to Active state.

### **3.4.14 Global Status Register (GLOBALSTAT)**

**Figure 3-16. Global Status Register (GLOBALSTAT) [offset = A8h]**

31	Reserved	R-0	16
15	Reserved	1	PMCTRL IDLE

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 3-15. Global Status Register (GLOBALSTAT) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	PMCTRL IDLE	0	State of PMC and all PSCONs. The PMM captures the status of PMC and PSCONs as they do not have a register interface to the host CPU.
		1	PMC and PSCONs for all power domains are in the process of generating power state transition control sequence for logic and/or SRAM.
		1	PMC and PSCONs for all power domains have completed generating power state transition control sequence triggered by PMC input control signals.

### **3.4.15 PSCON Diagnostic Compare Key Register (PRCKEYREG)**

**Figure 3-17. PSCON Diagnostic Compare Key Register (PRCKEYREG) [offset = ACh]**

31	Reserved	R-0	16
15	Reserved	4	MKEY

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 3-16. PSCON Diagnostic Compare Key Register (PRCKEYREG) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	MKEY	0	Diagnostic PSCON Mode Key. The mode key is applied to all individual PSCON compare units. Read in User and Privileged mode returns the current value of MKEY. Write in Privileged mode only.
		0	Lock Step mode
		6h	Self-test mode
		9h	Error Forcing mode
		Fh	Self-test Error Forcing Mode
		All others	Lock Step mode

### 3.4.16 LogicPD PSCON Diagnostic Compare Status Register 1 (LPDDCSTAT1)

**Figure 3-18. LogicPD PSCON Diagnostic Compare Status Register 1 (LPDDCSTAT1) [offset = B0h]**

31	Reserved	24
R-0		
23	Reserved	
20	LCMPE [3]	LCMPE [2]
19	R/WPC-0	R/WPC-0
18	LCMPE [1]	LCMPE [0]
17	R/WPC-0	R/WPC-0
16	R/WPC-0	R/WPC-0
15	Reserved	8
R-0		
7	Reserved	
4	LSTC[3]	LSTC[2]
3	R-0	R-0
2	R-0	R-0
1	R-0	R-0
0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; WP = Write in privileged mode only; -n = value after reset

**Table 3-17. LogicPD PSCON Diagnostic Compare Status Register 1 (LPDDCSTAT1) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	LCMPE[3-0]	0	Logic Power Domain Compare Error Each of these bits corresponds to a logic power domain: Bit 3 for PD5, Bit 2 for PD4, Bit 1 for PD3, Bit 0 for PD2.  Read in User and Privileged Mode. Write in Privileged mode only. 0 Read: PSCON signals are identical. Write: Writing 0 has no effect. 1 Read: PSCON signal compare mismatch identified. Write: Clears the corresponding LCMPE bit, if set.
15-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	LSTC[3-0]	0	Logic Power Domain Self-test Complete Each of these bits corresponds to a logic power domain: Bit 3 for PD5, Bit 2 for PD4, Bit 1 for PD3, Bit 0 for PD2.  Read in User and Privileged Mode. Writes have no effect. 0 Self-test is ongoing if self-test mode is entered. 1 Self-test is complete.

### 3.4.17 LogicPD PSCON Diagnostic Compare Status Register 2 (LPDDCSTAT2)

**Figure 3-19. LogicPD PSCON Diagnostic Compare Status Register 2 (LPDDCSTAT2) [offset = B4h]**

31	Reserved	24
R-0		
23		
Reserved		LSTET[3]
R-0		R-0
19		LSTET[2]
R-0		R-0
18		LSTET[1]
R-0		R-0
17		LSTET[0]
R-0		R-0
16		
15		
Reserved		
R-0		
7		
Reserved		LSTE[3]
R-0		R-0
4		LSTE[2]
R-0		R-0
3		LSTE[1]
R-0		R-0
2		LSTE[0]
R-0		R-0
1		0
R-0		R-0
0		0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 3-18. LogicPD PSCON Diagnostic Compare Status Register 2 (LPDDCSTAT2) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	LSTET[3-0]		Logic Power Domain Self-test Error Type Each of these bits corresponds to a logic power domain: Bit 3 for PD5, Bit 2 for PD4, Bit 1 for PD3, Bit 0 for PD2.  Read in User and Privileged Mode. Writes have no effect. 0 Self-test failed during compare match test. 1 Self-test failed during compare mismatch test.
15-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	LSTE[3-0]		Logic Power Domain Self-test Error Each of these bits corresponds to a logic power domain: Bit 3 for PD5, Bit 2 for PD4, Bit 1 for PD3, Bit 0 for PD2.  Read in User and Privileged Mode. Writes have no effect. 0 Self-test passed. 1 Self-test failed.

### 3.4.18 Memory PD PSCON Diagnostic Compare Status Register 1 (MPDDCSTAT1)

This register shows the interrupt status (before enabling) and allows setting of the interrupt status.

**Figure 3-20. Memory PD PSCON Diagnostic Compare Status Register 1 (MPDDCSTAT1) [offset = B8h]**

31					24
	Reserved				
		R-0			
23		19	18	17	16
	Reserved		MCPME [2]	MCPME [1]	MCPME [0]
		R-0	R-0	R-0	R-0
15					8
	Reserved				
		R-0			
7		3	2	1	0
	Reserved		MSTC [2]	MSTC [1]	MSTC [0]
		R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 3-19. Memory PD PSCON Diagnostic Compare Status Register 1 (MPDDCSTAT1) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18-16	MCMPE[2-0]	0	Memory Power Domain Compare Error Each of these bits corresponds to a memory power domain: Bit 2 for RAM_PD3, Bit 1 for RAM_PD2, Bit 0 for RAM_PD1. Read in User and Privileged Mode. Write in Privileged mode only. Read: PSCON signals are identical. Write: Writing 0 has no effect. 1 Read: PSCON signal compare mismatch identified. Write: Clears the corresponding MCMPE bit, if set.
15-3	Reserved	0	Read returns 0. Writes have no effect.
2-0	MSTC[2-0]	0	Memory Power Domain Self-test Complete Each of these bits corresponds to a memory power domain: Bit 2 for RAM_PD3, Bit 1 for RAM_PD2, Bit 0 for RAM_PD1. Read in User and Privileged Mode. Writes have no effect. 0 Self-test is ongoing if self-test mode is entered. 1 Self-test is complete.

### 3.4.19 Memory PD PSCON Diagnostic Compare Status Register 2 (MPDDCSTAT2)

**Figure 3-21. Memory PD PSCON Diagnostic Compare Status Register 2 (MPDDCSTAT2) [offset = BCh]**

31					24
	Reserved				
	R-0				
23	19	18	17	16	
	Reserved		MSTET[2]	MSTET[1]	MSTET[0]
	R-0		R-0	R-0	R-0
15					8
	Reserved				
	R-0				
7	3	2	1	0	
	Reserved		MSTE [2]	MSTE [1]	MSTE [0]
	R-0		R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 3-20. Memory PD PSCON Diagnostic Compare Status Register 2 (MPDDCSTAT2) Field Descriptions**


Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18-16	MSTET[2-0]		Memory Power Domain Self-test Error Type Each of these bits corresponds to a memory power domain: Bit 2 for RAM_PD3, Bit 1 for RAM_PD2, Bit 0 for RAM_PD1. Read in User and Privileged Mode. Writes have no effect. 0 Self-test failed during compare match test. 1 Self-test failed during compare mismatch test.
15-3	Reserved	0	Read returns 0. Writes have no effect.
2-0	MSTE[2-0]		Memory Power Domain Self-test Error Each of these bits corresponds to a memory power domain: Bit 2 for RAM_PD3, Bit 1 for RAM_PD2, Bit 0 for RAM_PD1. Read in User and Privileged Mode. Writes have no effect. 0 Self-test passed. 1 Self-test failed.

### 3.4.20 Isolation Diagnostic Status Register (ISODIAGSTAT)

The power state controller (PSCON) implemented for each logic power domain does not support an inherent acknowledge signal indicating that it indeed received the command to power down (or isolate). However, this is an important concern for safety-critical applications. Therefore, a special isolation cell is implemented in each logic power domain to emulate the function of such an acknowledge signal.

This is the ISO\_DIAG cell and is implemented separately for each logic power domain. This is a special tie-off cell that reads a value of 1 when the logic power domain is powered up. This cell has an isolation value of 0. That is, when this logic power domain is turned off, this cell will read 0. The ISO\_DIAG statuses for each logic power domain is reflected in the ISODIAGSTAT register. The application can poll this diagnostic register to make sure that a domain that has been commanded to turn off has actually received the command.

**Figure 3-22. Isolation Diagnostic Status Register (ISODIAGSTAT) [offset = C0h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 3-21. Isolation Diagnostic Status Register (ISODIAGSTAT) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	ISO DIAG[3-0]		Isolation Diagnostic Each of these bits corresponds to a logic power domain: Bit 3 for PD5, Bit 2 for PD4, Bit 1 for PD3, Bit 0 for PD2. Read in User and Privileged Mode. Writes have no effect. 0 Isolation is enabled for corresponding power domain 1 Isolation is disabled for corresponding power domain

## ***I/O Multiplexing and Control Module (IOMM)***

This chapter describes the I/O Multiplexing and Control Module (IOMM).

Topic	Page
4.1 Overview .....	226
4.2 Main Features of I/O Multiplexing Module (IOMM) .....	226
4.3 Control of Multiplexed Functions .....	226
4.4 Safety Features .....	230
4.5 IOMM Registers .....	231
4.6 Signal Multiplexing and Control .....	240

## 4.1 Overview

This chapter describes the overall features of the module which controls the I/O multiplexing on the device. The mapping of control registers to multiplexing options is specified in [Section 4.6](#).

## 4.2 Main Features of I/O Multiplexing Module (IOMM)

The IOMM contains memory-mapped registers (MMR) that control device-specific multiplexed functions. The safety and diagnostic features of the IOMM are:

- Kicker mechanism to protect the MMRs from accidental writes
- Master-id checker to only allow the CPU to write to the MMRs
- Error indication for access violations

## 4.3 Control of Multiplexed Functions

Several functions are multiplexed on this microcontroller. The following sections describe the multiplexing scheme and its implementation.

### 4.3.1 Control of Multiplexed Outputs

The signal multiplexing controlled by each memory-mapped control register (PINMMRn) is described in [Table 4-16](#). Each byte in the PINMMRs control the functionality output on a single terminal. Consider the following example for the PINMMR10 control register.

**Figure 4-1. PINMMR10 Control Register, Address = FFFF EB38h**

31	26	25	24
Reserved	EMIF DATA[2]	ETM DATA[18]	
RWP-0	R/WP-0	R/WP-1	
23	18	17	16
Reserved	RTP DATA[15]	EMIF nCS[0]	
RWP-0	R/WP-0	R/WP-1	
15	10	9	8
Reserved	EMIF DATA[3]	ETM DATA[19]	
RWP-0	R/WP-0	R/WP-1	
7	3	2	1
Reserved	RMII_RX_ER	MII_RX_ER	AD1 EVT
RWP-0	R/WP-0	R/WP-0	R/WP-1

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset


- Consider the multiplexing controlled by PINMMR10[15–8]. These bits control the multiplexing between the ETMDATA[19] and EMIF\_DATA[3] on the ball N15 of the 337BGA package for this device. The default function on the N15 ball is ETMDATA[19]. This is indicated by bit 8 of the PINMMR10 register being set.
- If the application wants to use N15 as an EMIF\_DATA[3] signal, then bit 8 of PINMMR10 must be cleared and bit 9 must be set.
- Each feature of the output function is determined by the function selected to be output on a terminal.

For example, the ball N15 on the 337BGA package is driven by an output buffer with an 8mA drive strength and which supports the adaptive impedance control mode for reduced electromagnetic emissions. This output buffer has the following signals: A (signal to be output), GZ (output enable), SBEN (Standard Buffer Enable) and LPM (Low Power Mode). Each of these signals is an output of a multiplexor which allows the selected function to control all available features of the output buffer.

- The PINMMR control registers are used to implement a one-hot encoding scheme for selecting the multiplexed function.
  - For example, for the N15 ball on the 337BGA package for this device at least one out of bit 8 or bit 9 must be set.
  - If the application clears both bits 8 and 9, then the default function will be selected for output on N15.
  - If the application sets both bits 8 and 9, then the default function will be selected for output on N15.
  - If the application sets one ore more reserved bit(s) within the byte 15–8, then the default function will be selected for output on N15.

[Figure 4-2](#) shows the multiplexing between the output functions for the N15 ball. This terminal uses an 8mA low-EMI output buffer.

**Figure 4-2. Output Multiplexing Example**



#### Notes on [Figure 4-2](#):

- ETM\_DATA[19] is an output-only signal. Therefore the GZ is tied to zero when the ETM functionality is selected to be output on this pad.
- The low-EMI mode controls for the EMIF and ETM signals are independent. These controls are multiplexed and chosen as per the function being output on this pad.

#### 4.3.2 Control of Multiplexed Inputs

The microcontrollers are available in two package options – 337-ball grid array (BGA) and 144-pin Quad Flat Pack (QFP). Input multiplexing is not required for the 337BGA package except for GIOB[2] and all the SPI4 signals. For the 144QFP package, some signals have a multiplexor implemented on their input side. The selection between the two input paths is done by a combination of two control registers. These registers are described in [Table 4-1](#).

**Table 4-1. Input Multiplexing on 144QFP Parts**

Signal	144QFP Dedicated Input Pin #	144QFP Multiplexed Input Pin #	Control Register Bit A	Control Register Bit B
SPI4SIMO	–	30	PINMMR5[9]	PINMMR23[16]
SPI4SOMI	–	31	PINMMR5[17]	PINMMR23[24]
SPI4CLK	–	25	PINMMR5[1]	PINMMR23[8]
SPI4NENA	–	23	PINMMR4[17]	PINMMR24[0]

**Table 4-1. Input Multiplexing on 144QFP Parts (continued)**

Signal	144QFP Dedicated Input Pin #	144QFP Multiplexed Input Pin #	Control Register Bit A	Control Register Bit B
SPI4NCS[0]	—	24	PINMMR4[25]	PINMMR24[8]
N2HET1[17]	—	130	PINMMR20[17]	PINMMR24[16]
N2HET1[19]	—	40	PINMMR8[9]	PINMMR24[24]
N2HET1[23]	—	96	PINMMR12[17]	PINMMR25[8]
N2HET1[25]	—	37	PINMMR7[9]	PINMMR25[16]
N2HET1[27]	—	4	PINMMR0[26]	PINMMR25[24]
N2HET1[29]	—	3	PINMMR0[18]	PINMMR26[0]
N2HET1[31]	—	54	PINMMR9[10]	PINMMR26[8]
GIOB[2]	142	55	PINMMR29[16]	PINMMR29[16]

For signals with a “—” in the column for dedicated input pin #, these signals do have a dedicated pad on the die. The default input for these signals comes from the dedicated pad. To be able to drive in the input from the multiplexed pins on the 144QFP package, the IOMM registers need to be configured.

**Table 4-2. Input Multiplexing on 337BGA Parts**

Signal	337BGA Dedicated Input Ball #	337BGA Multiplexed Input Ball #	Control Register Bit A	Control Register Bit B
SPI4SIMO	—	W5	PINMMR5[9]	PINMMR23[16]
SPI4SOMI	—	V6	PINMMR5[17]	PINMMR23[24]
SPI4CLK	—	K18	PINMMR5[1]	PINMMR23[8]
SPI4NENA	—	V2	PINMMR4[17]	PINMMR24[0]
SPI4NCS[0]	—	U1	PINMMR4[25]	PINMMR24[8]
GIOB[2]	F2	V10	PINMMR29[16]	PINMMR29[16]

Table 4-1 and Table 4-2 show two controls for selecting the input path for each of these signals: A and B. A indicates the control register bit to be set to enable the corresponding signal to be output on the multiplexed pin.

B is another control register bit that is used to select between the dedicated input terminal and the multiplexed pin.


- The input to a module comes from the **multiplexed** pin when the condition [ **A and not(B)** ] = **TRUE**.
- The input to a module comes from the **dedicated** pad when the condition [ **not(A) or (A and B)** ] = **TRUE**.

---

**NOTE: Inputs are broadcast to all multiplexed functions**

The input signals are broadcast to all modules hooked up to a terminal. The application must ensure that modules that are not being used in the application do not react to a change on their input functions. e.g. a GIO signal toggle can trigger an interrupt request, when the application actually is using the function multiplexed with this GIO signal.

---

**Figure 4-3. Input Multiplexing Example**


#### 4.3.3 Control of Special Multiplexed Options

PINMMR29 and PINMMR30 registers are used to control some specific device functions.

- ***EMIF\_CLK Control:***

PINMMR29[8] is set by default. This is used to block the EMIF\_CLK from being output from the microcontroller. If the EMIF is used to connect to an external SDRAM module, then the application must enable the EMIF\_CLK output by clearing the PINMMR29[8] bit.

- ***Control for other EMIF Signals:***

Bit 31 of the system module control register GPREG1 at address 0xFFFFFFF0 is used to gate off the EMIF module outputs: EMIF\_ADDR[0], EMIF\_ADDR[1], EMIF\_ADDR[6], EMIF\_ADDR[7], EMIF\_ADDR[8], EMIF\_BA[1], EMIF\_nCS[0], EMIF\_nCS[3]. These 8 signals are multiplexed with NHET2 signals. By default, these terminals are tri-stated and pulled down. Any application that requires the EMIF functionality must set GPREG1[31]. This allows these 8 EMIF module outputs to be driven on to the assigned balls.

- ***Ethernet Controller Mode Control:***

PINMMR29[24] is set by default. This bit is used to enable the Reduced Media Independent Interface of the Ethernet controller. If the application desires to use the Media Independent Interface of the Ethernet controller, then the PINMMR29[24] must be cleared.

- ***ADC Trigger Control:***

The microcontrollers contain two Analog-to-Digital Converter (ADC) modules. The ADC conversions can be started using a rising or falling or both edges as the trigger event. Both the ADC modules support up to eight event trigger inputs. There are two sets of these 8 inputs for each ADC. The first set is the default set and is selected by setting the PINMMR30[0]. The PINMMR30[0] is also set by default. The alternate set of 8 event trigger options are selected by clearing PINMMR30[0] bit.

- ***Generating Interrupt when fault is indicated to N2HET2***

The N2HET modules on this microcontroller support a mechanism to respond to faults indicated on their PIN\_nDIS inputs. This input for the N2HET2 module is connected to the MibSPI3\_nCS[0]/AD2EVT terminal. When this terminal is driven low, the N2HET2 can be configured to tri-state all PWMs output from the N2HET2. It is very useful to be able to generate an interrupt to the host CPU when this happens. Therefore, the MibSPI3\_nCS[0] / AD2EVT signal is also available to be connected to the GIOB[2] signal. This device also contains a dedicated terminal for the GIOB[2] signal. This necessitates a multiplexor on the input connection to the GIOB[2]. This multiplexor's selection is controlled by PINMMR29[16]. When PINMMR29[16] is cleared (0, default), the connection to the GIOB[2] comes from the dedicated terminal. When PINMMR29[16] is set, the connection to the GIOB[2] comes from the MibSPI3\_nCS[0] / AD2EVT terminal. Enabling this connection to the GIOB[2] allows the application to generate a GIO interrupt to the host CPU when the external fault monitor circuitry drives the MibSPI3\_nCS[0] / AD2EVT terminal low to indicate a fault condition to the N2HET2 module.

## 4.4 Safety Features

The IOMM supports certain safety functions that are designed to prevent unintentional changes to the I/O multiplexing configuration. These are described in the following sections.

### 4.4.1 Locking Mechanism for Memory-Mapped Registers

The IOMM contains a mechanism to prevent any spurious writes from changing any of the IOMM control register values. The control registers other than the KICK0 and KICK1 registers are locked by default and after any system reset. None of the IOMM control registers can be written under this condition. The application can read any of the IOMM registers regardless of the state of the locking mechanism.

- **Enabling Write Access to the IOMM Registers**

To enable write access to the IOMM registers other than Kick0 and Kick1 registers, the CPU must write 0x83e70b13 to the kick0 register followed by a write of 0x95a4f1e0 to the kick1 register.

- **Disabling Write Access to the IOMM Registers**

It is recommended to disable write access to the IOMM registers once the I/O multiplexing configuration is completed. This can be done by:

- writing any other data value to either of the kick registers, or
- restarting the unlock sequence by writing 0x83e70b13 to the kick0 register, **and not writing the correct key to the kick1 register**

---

**NOTE: No Error On Write to Locked IOMM Registers**

There is no error response on any write accesses to the IOMM registers when write access is disabled. None of the IOMM registers change state due to this write.

---

### 4.4.2 Master ID Check

Each bus transaction to the IOMM has an associated master ID value. Master ID values are unique to each bus master. The IOMM only allows write access by the CPU bus master. Writes by other bus masters will generate a bus error response to the corresponding bus master, and the **states of the IOMM registers are not affected**.

### 4.4.3 Error Conditions

The IOMM generates one error signal that is mapped to the Error Signaling Module's Group 1, channel 37. This error signal is generated under either of the following two conditions:

- Address Error – occurs when there is a read or a write access to an un-implemented memory location within the IOMM register frame.
- Protection Error – occurs when the CPU writes to an IOMM register while not in a privileged mode of operation.

The application can read the Error Raw Status register ([Section 4.5.5](#)) to determine the actual cause of the error.

## 4.5 IOMM Registers

Table 4-3 shows a summary of the control registers in the IOMM.

**Table 4-3. IOMM Register Summary**

Address	Acronym	Register Description	Section
FFFFEA00h	REVISION_REG	Revision Register	Section 4.5.1
FFFFEA20h	ENDIAN_REG	Device Endianness Register	Section 4.5.2
FFFFEA38h	KICK_REG0	Kicker Register 0	Section 4.5.3
FFFFEA3Ch	KICK_REG1	Kicker Register 1	Section 4.5.4
FFFFEAE0h	ERR_RAW_STATUS_REG	Error Raw Status / Set Register	Section 4.5.5
FFFFEAE4h	ERR_ENABLED_STATUS_REG	Error Enabled Status / Clear Register	Section 4.5.6
FFFFEAE8h	ERR_ENABLE_REG	Error Signaling Enable Register	Section 4.5.7
FFFFEAECh	ERR_ENABLE_CLR_REG	Error Signaling Enable Clear Register	Section 4.5.8
FFFFEAF4h	FAULT_ADDRESS_REG	Fault Address Register	Section 4.5.9
FFFFEAF8h	FAULT_STATUS_REG	Fault Status Register	Section 4.5.10
FFFFEAFCh	FAULT_CLEAR_REG	Fault Clear Register	Section 4.5.11
FFFFEB10h - FFFFEB88h	PINMMRnn	Pin Multiplexing Control Registers	Section 4.5.12

### 4.5.1 REVISION\_REG: Revision Register

This is a read-only register that provides the revision information about the I/O Multiplexing Module (IOMM).

**Figure 4-4. REVISION\_REG: Revision Register (Address = FFFF EA00h)**

31	30	29	28	27	16
REV SCHEME	Reserved				REV MODULE
R-01	R-0				R-E84h
15	11	10	8	7	0
REV RTL		REV MAJOR	REV CUSTOM		REV MINOR
R-0		R-001	R-0		R-2h

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 4-4. Revision Register Field Descriptions**

Bit	Field	Value	Description
31-30	REV SCHEME	01	Revision Scheme
29-28	Reserved	0	Reads return zeros, writes have no effect.
27-16	REV MODULE	E84h	Module Id
15-11	REV RTL	0	RTL Revision
10-8	REV MAJOR	001	Major Revision
7-6	REV CUSTOM	0	Custom Revision
5-0	REV MINOR	2h	Minor Revision

#### 4.5.2 ***ENDIAN\_REG: Device Endianness Register***

This is a read-only register that reflects the state of the device endianness.

**Figure 4-5. ENDIAN\_REG: Device Endianness Register (Address = FFFF EA20h)**

31	Reserved	R-0	16
15	Reserved	1	0 R-D ENDIAN

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; R-D = Value read is determined by external configuration

**Table 4-5. Device Endianness Register Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	ENDIAN	0	Device endianness
		1	Device is configured in little endian mode
		1	Device is configured in big endian mode

#### 4.5.3 ***KICK\_REG0: Kicker Register 0***

This register must be written by the CPU in a privileged mode of operation. It forms the first part of the unlock sequence for being able to update the I/O multiplexing control registers (PINMMRnn).

**Figure 4-6. KICK\_REG0: Kicker Register 0 (Address = FFFF EA38h)**

31	KICK0	16
15	R/WP-0	0
	KICK0	
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset


**Table 4-6. Kicker Register 0 Field Descriptions**

Bit	Field	Value	Description
31-0	KICK0	0	Kicker 0 Register. The value 83E7 0B13h must be written to KICK0 as part of the process to unlock the CPU write access to the PINMMRnn registers.

#### **4.5.4 KICK\_REG1: Kicker Register 1**

This register must be written by the CPU in a privileged mode of operation. It forms the second part of the unlock sequence for being able to update the I/O multiplexing control registers (PINMMRnn).

**Figure 4-7. KICK\_REG1: Kicker Register 1 (Address = FFFFEA3Ch)**



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 4-7. Kicker Register 1 Field Descriptions**

Bit	Field	Value	Description
31-0	KICK1	0	Kicker 1 Register. The value 95A4 F1E0h must be written to the KICK1 as part of the process to unlock the CPU write access to the PINMMRnn registers.

#### 4.5.5 **ERR\_RAW\_STATUS\_REG: Error Raw Status / Set Register**

This register shows the statuses of the error conditions (before enabling) and allows setting the status. The IOMM module error signal is connected to the device's Error Signaling Module (ESM) group1 channel 37. The application can choose to generate an interrupt whenever this ESM channel flag gets set. This interrupt service routine can then read this Error Raw Status Register to determine the actual cause of the error condition.

The Error Raw Status register is also writable by the application in order to test the ESM signaling and interrupt generation mechanism.

**Figure 4-8. ERR\_RAW\_STATUS\_REG: Error Raw Status / Set Register (Address = FFFFEAE0h)**

31				8
	Reserved			
	R-0			
7		2	1	0
	Reserved		ADDR_ERR	PROT_ERR
	R-0		R/WP-0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 4-8. Error Raw Status / Set Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns zeros, writes have no effect.
1	ADDR_ERR	0	Addressing Error Status and Error Signaling Enable. An Addressing Error occurs when an unimplemented location inside the IOMM register frame is accessed. Read: Addressing Error has not occurred. Write: Writing 0 has no effect.
		1	Read: Addressing Error has been detected. Write: Addressing Error status is set.
0	PROT_ERR	0	Protection Error Status and Error Signaling Enable. A Protection Error occurs when any control register inside the IOMM is written in the CPU's user mode of operation. Read: Protection Error has not occurred. Write: Writing 0 has no effect.
		1	Read: Protection Error has been detected. Write: Protection Error status is set.

#### **4.5.6 ERR\_ENABLED\_STATUS\_REG: Error Enabled Status / Clear Register**

This register shows the error signal enabled status and allows clearing of the error status.

**Figure 4-9. ERR\_ENABLED\_STATUS\_REG: Error Enabled Status / Clear Register (Address = FFFEAE4h)**

31	Reserved			8
	R-0			
7	Reserved	2	1	0
	R-0	R/WP-0	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 4-9. Error Signaling Enabled Status / Clear Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns zeros, writes have no effect.
1	ENABLED_ADDR_ERR	0	Addressing Error Signaling Enable Status and Status Clear Read: Addressing Error Signaling is disabled. Write: Writing 0 has no effect.
		1	Read: Addressing Error Signaling is enabled. Write: Addressing Error status is cleared.
0	ENABLED_PROT_ERR	0	Protection Error Signaling Enable Status and Status Clear Read: Protection Error Signaling is disabled. Write: Writing 0 has no effect.
		1	Read: Protection Error Signaling is enabled. Write: Protection Error status is cleared.

#### 4.5.7 ***ERR\_ENABLE\_REG***: Error Signaling Enable Register

This register shows the interrupt enable status and allows enabling of the interrupts.

**Figure 4-10. *ERR\_ENABLE\_REG*: Error Signaling Enable Register (Address = FFFFEEAE8h)**

31				8
	Reserved			
7	R-0	2	1	0
	Reserved	ADDR_ERR_EN	PROT_ERR_EN	R/WP-0      R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 4-10. Error Enable Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns zeros, writes have no effect.
1	ADDR_ERR_EN	0	Addressing Error Signaling Enable Read: Addressing Error Signaling is disabled. Write: Writing 0 has no effect.
		1	Read: Addressing Error Signaling is enabled. Write: Addressing Error Signaling is enabled.
0	PROT_ERR_EN	0	Protection Error Signaling Enable Read: Protection Error Signaling is disabled. Write: Writing 0 has no effect.
		1	Read: Protection Error Signaling is enabled. Write: Protection Error Signaling is enabled.

#### 4.5.8 ***ERR\_ENABLE\_CLR\_REG: Error Signaling Enable Clear Register***

This register shows the error signaling enable status and allows disabling of the error signaling.

**Figure 4-11. *ERR\_ENABLE\_CLR\_REG: Error Signaling Enable Clear Register (Address = FFFFEAEC<sub>h</sub>)***

31	Reserved	8
	R-0	
7	Reserved	2      1      0
	R-0	R/WP-0      R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 4-11. Interrupt Enable Clear Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns zeros, writes have no effect.
1	ADDR_ERR_EN_CLR	0	Addressing Error Signaling Enable Clear Read: Addressing Error signaling is disabled. Write: Writing 0 has no effect.
		1	Read: Addressing Error signaling is enabled. Write: Addressing Error signaling is disabled.
0	PROT_ERR_EN_CLR	0	Protection Error Signaling Enable Clear Read: Protection Error signaling is disabled. Write: Writing 0 has no effect.
		1	Read: Protection Error signaling is enabled. Write: Protection Error signaling is disabled.

#### 4.5.9 ***FAULT\_ADDRESS\_REG: Fault Address Register***

This register holds the address of the first fault transfer.

**Figure 4-12. *FAULT\_ADDRESS\_REG: Fault Address Register (Address = FFFFEAF4<sub>h</sub>)***

31	FAULT_ADDR	16
	R/WP-0	
15	FAULT_ADDR	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 4-12. Fault Address Register Field Descriptions**

Bit	Field	Value	Description
31-0	FAULT_ADDR	0	Fault Address. This field captures the fault address in case of an address error or a protection error condition.

#### 4.5.10 FAULT\_STATUS\_REG: Fault Status Register

This register holds the status and attributes of the first fault transfer.

**Figure 4-13. FAULT\_STATUS\_REG: Fault Status Register (Address = FFFFEAF8h)**

31	28	27	24	23	16
Reserved	FAULT_ID			FAULT_MSTID	
R-0	R-0			R-0	
15	13	12	9	8	0
Reserved	FAULT_PRIVID		Rsvd.	Rsvd.	Rsvd.
R-0	R-0		R-0	R-0	R-0
R-0			R-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 4-13. Fault Status Register Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Reads return zeros, writes have no effect.
27-24	FAULT_ID		Faulting Transaction ID
23-16	FAULT_MSTID		ID of Master that initiated the faulting transaction
15-13	Reserved	0	Reads return zeros, writes have no effect.
12-9	FAULT_PRIVID		Faulting Privilege ID
8-6	Reserved	0	Reads return zeros, writes have no effect.
5-0	FAULT_TYPE	20h 8h 4h 3h 2h 1h 0	Type of fault detected Supervisor read fault Supervisor write fault Supervisor execute fault User read fault User write fault User execute fault No fault

#### 4.5.11 FAULT\_CLEAR\_REG: Fault Clear Register

This register allows the application to clear the current fault so that another can be captured when 1 is written to this register.

**Figure 4-14. FAULT\_CLEAR\_REG: Fault Clear Register (Address = FFFFEAFCh )**

31			16
	Reserved		
15	R-0	1	0
	Reserved	FAULT_CLEAR	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 4-14. FAULT\_CLEAR\_REG: Fault Clear Register Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	FAULT_CLEAR	0	Fault Clear Read: Current value of the FAULT_CLEAR bit is 0. Write: Writing 0 has no effect.
		1	Read: Current value of the FAULT_CLEAR bit is 1. Write: Writing a 1 clears the current fault.

#### 4.5.12 PINMMRnn: Pin Multiplexing Control Registers

These registers control the multiplexing of the functionality available on each pad. There are 31 such registers – PINMMR0 through PINMMR31. Each 8-bit field of a PINMMR register controls the functionality of a single ball/pin. The mapping between the PINMMRx control registers and the functionality selected on a given terminal is defined in [Section 4.6](#). Some of the PINMMRnn registers are also used to control special multiplexed functions on the device. These are described in [Section 4.3.3](#).

**Figure 4-15. PINMMRnn: Pin Multiplexing Control Registers (Address = FFFFEB10h - FFFFEB88h)**

31	24	23	16
	PINMMRx[31–24]		PINMMRx[23–16]
	R/WP-1		R/WP-1
15	8	7	0
	PINMMRx[15–8]		PINMMRx[7–0]
	R/WP-1		R/WP-1

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 4-15. Pin Multiplexing Control Registers Field Descriptions**

Bit	Field	Value	Description
31-24	PINMMRx[31–24]	1h	Each of these byte-fields control the functionality on a given ball/pin. Please refer to <a href="#">Table 4-16</a> for a list of multiplexed signals sorted by the control registers.
23-16	PINMMRx[23–16]	1h	
15-8	PINMMRx[15–8]	1h	
7-0	PINMMRx[7–0]	1h	

## 4.6 Signal Multiplexing and Control

**Table 4-16** shows the multiplexing implemented on this microcontroller as well as the memory-mapped registers (PINMMRx) that control these multiplexors. These are all 32-bit registers and can be addressed using byte, half-word, or word accesses. Any bit not shown in the table is reserved and will read as zero.

**Table 4-16. Multiplexing and Control**

Control Register Address	Default Function	Selection Bit	Alternate Function 1	Selection Bit	Alternate Function 2	Selection Bit	Alternate Function 3	Selection Bit	Alternate Function 4	Selection Bit
0xFFFFEB10	GPIOB[3]	PINMMR0[0]	RESERVED	PINMMR0[1]	RESERVED	PINMMR0[2]	RESERVED	PINMMR0[3]	RESERVED	PINMMR0[4]
	GIOA[0]	PINMMR0[8]	RESERVED	PINMMR0[9]	RESERVED	PINMMR0[10]	RESERVED	PINMMR0[11]	RESERVED	PINMMR0[12]
	MIBSPI3NCS[3]	PINMMR0[16]	I2C_SCL	PINMMR0[17]	N2HET1[29]	PINMMR0[18]	RESERVED	PINMMR0[19]	RESERVED	PINMMR0[20]
	MIBSPI3NCS[2]	PINMMR0[24]	I2C_SDA	PINMMR0[25]	N2HET1[27]	PINMMR0[26]	RESERVED	PINMMR0[27]	RESERVED	PINMMR0[28]
0xFFFFEB14	GIOA[1]	PINMMR1[0]	RESERVED	PINMMR1[1]	RESERVED	PINMMR1[2]	RESERVED	PINMMR1[3]	RESERVED	PINMMR1[4]
	N2HET1[11]	PINMMR1[8]	MIBSPI3NCS[4]	PINMMR1[9]	N2HET2[18]	PINMMR1[10]	RESERVED	PINMMR1[11]	RESERVED	PINMMR1[12]
	ETMDATA[20]	PINMMR1[16]	EMIF_DATA[4]	PINMMR1[17]	RESERVED	PINMMR1[18]	RESERVED	PINMMR1[19]	RESERVED	PINMMR1[20]
	ETMDATA[21]	PINMMR1[24]	EMIF_DATA[5]	PINMMR1[25]	RESERVED	PINMMR1[26]	RESERVED	PINMMR1[27]	RESERVED	PINMMR1[28]
0xFFFFEB18	GIOA[2]	PINMMR2[0]	RESERVED	PINMMR2[1]	RESERVED	PINMMR2[2]	N2HET2[0]	PINMMR2[3]	RESERVED	PINMMR2[4]
	ETMDATA[22]	PINMMR2[8]	EMIF_DATA[6]	PINMMR2[9]	RESERVED	PINMMR2[10]	RESERVED	PINMMR2[11]	RESERVED	PINMMR2[12]
	GIOA[3]	PINMMR2[16]	N2HET2[2]	PINMMR2[17]	RESERVED	PINMMR2[18]	RESERVED	PINMMR2[19]	RESERVED	PINMMR2[20]
	GIOA[5]	PINMMR2[24]	EXTCLKIN	PINMMR2[25]	RESERVED	PINMMR2[26]	RESERVED	PINMMR2[27]	RESERVED	PINMMR2[28]
0xFFFFEB1C	ETMDATA[23]	PINMMR3[0]	EMIF_DATA[7]	PINMMR3[1]	RESERVED	PINMMR3[2]	RESERVED	PINMMR3[3]	RESERVED	PINMMR3[4]
	N2HET1[22]	PINMMR3[8]	RESERVED	PINMMR3[9]	RESERVED	PINMMR3[10]	RESERVED	PINMMR3[11]	RESERVED	PINMMR3[12]
	GIOA[6]	PINMMR3[16]	N2HET2[4]	PINMMR3[17]	RESERVED	PINMMR3[18]	RESERVED	PINMMR3[19]	RESERVED	PINMMR3[20]
	ETMDATA[24]	PINMMR3[24]	EMIF_DATA[8]	PINMMR3[25]	RESERVED	PINMMR3[26]	RESERVED	PINMMR3[27]	RESERVED	PINMMR3[28]
0xFFFFEB20	GIOA[7]	PINMMR4[0]	N2HET2[6]	PINMMR4[1]	RESERVED	PINMMR4[2]	RESERVED	PINMMR4[3]	RESERVED	PINMMR4[4]
	ETMDATA[25]	PINMMR4[8]	EMIF_DATA[9]	PINMMR4[9]	RESERVED	PINMMR4[10]	RESERVED	PINMMR4[11]	RESERVED	PINMMR4[12]
	N2HET1[01]	PINMMR4[16]	SPI4NENA	PINMMR4[17]	RESERVED	PINMMR4[18]	RESERVED	PINMMR4[19]	N2HET2[8]	PINMMR4[20]
	N2HET1[03]	PINMMR4[24]	SPI4NCS[0]	PINMMR4[25]	RESERVED	PINMMR4[26]	RESERVED	PINMMR4[27]	N2HET2[10]	PINMMR4[28]
0xFFFFEB24	N2HET1[0]	PINMMR5[0]	SPI4CLK	PINMMR5[1]	RESERVED	PINMMR5[2]	RESERVED	PINMMR5[3]	RESERVED	PINMMR5[4]
	N2HET1[02]	PINMMR5[8]	SPI4SIMO	PINMMR5[9]	RESERVED	PINMMR5[10]	RESERVED	PINMMR5[11]	RESERVED	PINMMR5[12]
	N2HET1[05]	PINMMR5[16]	SPI4SOI	PINMMR5[17]	N2HET2[12]	PINMMR5[18]	RESERVED	PINMMR5[19]	RESERVED	PINMMR5[20]
	ETMDATA[26]	PINMMR5[24]	EMIF_DATA[10]	PINMMR5[25]	RESERVED	PINMMR5[26]	RESERVED	PINMMR5[27]	RESERVED	PINMMR5[28]
0xFFFFEB28	N2HET1[07]	PINMMR6[0]	RESERVED	PINMMR6[1]	RESERVED	PINMMR6[2]	N2HET2[14]	PINMMR6[3]	RESERVED	PINMMR6[4]
	ETMDATA[27]	PINMMR6[8]	EMIF_DATA[11]	PINMMR6[9]	RESERVED	PINMMR6[10]	RESERVED	PINMMR6[11]	RESERVED	PINMMR6[12]
	N2HET1[09]	PINMMR6[16]	N2HET2[16]	PINMMR6[17]	RESERVED	PINMMR6[18]	RESERVED	PINMMR6[19]	RESERVED	PINMMR6[20]
	ETMDATA[28]	PINMMR6[24]	EMIF_DATA[12]	PINMMR6[25]	RESERVED	PINMMR6[26]	RESERVED	PINMMR6[27]	RESERVED	PINMMR6[28]
0xFFFFEB2C	ETMDATA[29]	PINMMR7[0]	EMIF_DATA[13]	PINMMR7[1]	RESERVED	PINMMR7[2]	RESERVED	PINMMR7[3]	RESERVED	PINMMR7[4]
	MIBSPI3NCS[1]	PINMMR7[8]	N2HET1[25]	PINMMR7[9]	MDCLK	PINMMR7[10]	RESERVED	PINMMR7[11]	RESERVED	PINMMR7[12]
	N2HET1[06]	PINMMR7[16]	SCIRX	PINMMR7[17]	RESERVED	PINMMR7[18]	RESERVED	PINMMR7[19]	RESERVED	PINMMR7[20]
	ETMDATA[30]	PINMMR7[24]	EMIF_DATA[14]	PINMMR7[25]	RESERVED	PINMMR7[26]	RESERVED	PINMMR7[27]	RESERVED	PINMMR7[28]

**Table 4-16. Multiplexing and Control (continued)**

Control Register Address	Default Function	Selection Bit	Alternate Function 1	Selection Bit	Alternate Function 2	Selection Bit	Alternate Function 3	Selection Bit	Alternate Function 4	Selection Bit
0xFFFFEB30	N2HET1[13]	PINMMR8[0]	SCITX	PINMMR8[1]	RESERVED	PINMMR8[2]	RESERVED	PINMMR8[3]	RESERVED	PINMMR8[4]
	MIBSPI1NCS[2]	PINMMR8[8]	N2HET1[19]	PINMMR8[9]	MDIO	PINMMR8[10]	RESERVED	PINMMR8[11]	RESERVED	PINMMR8[12]
	N2HET1[15]	PINMMR8[16]	MIBSPI1NCS[4]	PINMMR8[17]	RESERVED	PINMMR8[18]	RESERVED	PINMMR8[19]	RESERVED	PINMMR8[20]
	ETMDATA[31]	PINMMR8[24]	EMIF_DATA[15]	PINMMR8[25]	RESERVED	PINMMR8[26]	RESERVED	PINMMR8[27]	RESERVED	PINMMR8[28]
0xFFFFEB34	ETMTRACECLKIN	PINMMR9[0]	EXTCLKIN2	PINMMR9[1]	RESERVED	PINMMR9[2]	RESERVED	PINMMR9[3]	RESERVED	PINMMR9[4]
	MIBSPI3NENA	PINMMR9[8]	MIBSPI3NCS[5]	PINMMR9[9]	N2HET1[31]	PINMMR9[10]	RESERVED	PINMMR9[11]	RESERVED	PINMMR9[12]
	MIBSPI3NCS[0]	PINMMR9[16]	AD2EVT	PINMMR9[17]	GPIO[2]	PINMMR9[18]	RESERVED	PINMMR9[19]	RESERVED	PINMMR9[20]
	MIBSPI1NCS[3]	PINMMR9[24]	N2HET1[21]	PINMMR9[25]	RESERVED	PINMMR9[26]	RESERVED	PINMMR9[27]	RESERVED	PINMMR9[28]
0xFFFFEB38	AD1EVT	PINMMR10[0]	MII_RX_ER	PINMMR10[1]	RMII_RX_ER	PINMMR10[2]	RESERVED	PINMMR10[3]	RESERVED	PINMMR10[4]
	ETMDATA[19]	PINMMR10[8]	EMIF_DATA[3]	PINMMR10[9]	RESERVED	PINMMR10[10]	RESERVED	PINMMR10[11]	RESERVED	PINMMR10[12]
	EMIF_nCS[0]	PINMMR10[16]	RTP_DATA[15]	PINMMR10[17]	N2HET2[7]	PINMMR10[18]	RESERVED	PINMMR10[19]	RESERVED	PINMMR10[20]
	ETMDATA[18]	PINMMR10[24]	EMIF_DATA[2]	PINMMR10[25]	RESERVED	PINMMR10[26]	RESERVED	PINMMR10[27]	RESERVED	PINMMR10[28]
0xFFFFEB3C	EMIF_nCS[3]	PINMMR11[0]	RTP_DATA[14]	PINMMR11[1]	N2HET2[9]	PINMMR11[2]	RESERVED	PINMMR11[3]	RESERVED	PINMMR11[4]
	EMIF_nCS[4]	PINMMR11[8]	RTP_DATA[07]	PINMMR11[9]	RESERVED	PINMMR11[10]	RESERVED	PINMMR11[11]	RESERVED	PINMMR11[12]
	ETMDATA[17]	PINMMR11[16]	EMIF_DATA[1]	PINMMR11[17]	RESERVED	PINMMR11[18]	RESERVED	PINMMR11[19]	RESERVED	PINMMR11[20]
	N2HET1[24]	PINMMR11[24]	MIBSPI1NCS[5]	PINMMR11[25]	MII_RXD[0]	PINMMR11[26]	RMII_RXD[0]	PINMMR11[27]	RESERVED	PINMMR11[28]
0xFFFFEB40	N2HET1[26]	PINMMR12[0]	MII_RXD[1]	PINMMR12[1]	RMII_RXD[1]	PINMMR12[2]	RESERVED	PINMMR12[3]	RESERVED	PINMMR12[4]
	ETMDATA[16]	PINMMR12[8]	EMIF_DATA[0]	PINMMR12[9]	RESERVED	PINMMR12[10]	RESERVED	PINMMR12[11]	RESERVED	PINMMR12[12]
	MIBSPI1NENA	PINMMR12[16]	N2HET1[23]	PINMMR12[17]	MII_RXD[2]	PINMMR12[18]	RESERVED	PINMMR12[19]	RESERVED	PINMMR12[20]
	MIBSPI5NENA	PINMMR12[24]	DMM_DATA[7]	PINMMR12[25]	MII_RXD[3]	PINMMR12[26]	RESERVED	PINMMR12[27]	RESERVED	PINMMR12[28]
0xFFFFEB44	MIBSPI5SOMI[0]	PINMMR13[0]	DMM_DATA[12]	PINMMR13[1]	MII_TXD[0]	PINMMR13[2]	RMII_TXD[0]	PINMMR13[3]	RESERVED	PINMMR13[4]
	MIBSPI5SIMO[0]	PINMMR13[8]	DMM_DATA[8]	PINMMR13[9]	MII_TXD[1]	PINMMR13[10]	RMII_TXD[1]	PINMMR13[11]	RESERVED	PINMMR13[12]
	MIBSPI5CLK	PINMMR13[16]	DMM_DATA[4]	PINMMR13[17]	MII_TXEN	PINMMR13[18]	RMII_TXEN	PINMMR13[19]	RESERVED	PINMMR13[20]
	MIBSPI1NCS[0]	PINMMR13[24]	MIBSPI1SOMI[1]	PINMMR13[25]	MII_TXD[2]	PINMMR13[26]	RESERVED	PINMMR13[27]	RESERVED	PINMMR13[28]
0xFFFFEB48	N2HET1[8]	PINMMR14[0]	MIBSPI1SIMO[1]	PINMMR14[1]	MII_TXD[3]	PINMMR14[2]	RESERVED	PINMMR14[3]	RESERVED	PINMMR14[4]
	N2HET1[28]	PINMMR14[8]	MII_RXCLK	PINMMR14[9]	RMII_REFCLK	PINMMR14[10]	MII_RX_AVCLK4	PINMMR14[11]	RESERVED	PINMMR14[12]
	EMIF_nWE	PINMMR14[16]	EMIF_RNW	PINMMR14[17]	RESERVED	PINMMR14[18]	RESERVED	PINMMR14[19]	RESERVED	PINMMR14[20]
	EMIF_BA[1]	PINMMR14[24]	N2HET2[5]	PINMMR14[25]	RESERVED	PINMMR14[26]	RESERVED	PINMMR14[27]	RESERVED	PINMMR14[28]
0xFFFFEB4C	EMIF_ADDR[21]	PINMMR15[0]	RTP_CLK	PINMMR15[1]	RESERVED	PINMMR15[2]	RESERVED	PINMMR15[3]	RESERVED	PINMMR15[4]
	EMIF_ADDR[20]	PINMMR15[8]	RTP_nSYNC	PINMMR15[9]	RESERVED	PINMMR15[10]	RESERVED	PINMMR15[11]	RESERVED	PINMMR15[12]
	EMIF_ADDR[19]	PINMMR15[16]	RTP_nENA	PINMMR15[17]	RESERVED	PINMMR15[18]	RESERVED	PINMMR15[19]	RESERVED	PINMMR15[20]
	EMIF_ADDR[18]	PINMMR15[24]	RTP_DATA[0]	PINMMR15[25]	RESERVED	PINMMR15[26]	RESERVED	PINMMR15[27]	RESERVED	PINMMR15[28]
0xFFFFEB50	ETMDATA[12]	PINMMR16[0]	EMIF_BA[0]	PINMMR16[1]	RESERVED	PINMMR16[2]	RESERVED	PINMMR16[3]	RESERVED	PINMMR16[4]
	EMIF_ADDR[17]	PINMMR16[8]	RTP_DATA[01]	PINMMR16[9]	RESERVED	PINMMR16[10]	RESERVED	PINMMR16[11]	RESERVED	PINMMR16[12]
	EMIF_ADDR[16]	PINMMR16[16]	RTP_DATA[02]	PINMMR16[17]	RESERVED	PINMMR16[18]	RESERVED	PINMMR16[19]	RESERVED	PINMMR16[20]
	ETMDATA[13]	PINMMR16[24]	EMIF_nOE	PINMMR16[25]	RESERVED	PINMMR16[26]	RESERVED	PINMMR16[27]	RESERVED	PINMMR16[28]

**Table 4-16. Multiplexing and Control (continued)**

Control Register Address	Default Function	Selection Bit	Alternate Function 1	Selection Bit	Alternate Function 2	Selection Bit	Alternate Function 3	Selection Bit	Alternate Function 4	Selection Bit
0xFFFFEB54	N2HET1[10]	PINMMR17[0]	MII_TX_CLK	PINMMR17[1]	RESERVED	PINMMR17[2]	MII_TX_AVCLK4	PINMMR17[3]	RESERVED	PINMMR17[4]
	ETMDATA[14]	PINMMR17[8]	EMIF_nDQM[1]	PINMMR17[9]	RESERVED	PINMMR17[10]	RESERVED	PINMMR17[11]	RESERVED	PINMMR17[12]
	N2HET1[12]	PINMMR17[16]	MII_CRS	PINMMR17[17]	RMII_CRS_DV	PINMMR17[18]	RESERVED	PINMMR17[19]	RESERVED	PINMMR17[20]
	ETMDATA[8]	PINMMR17[24]	EMIF_ADDR[5]	PINMMR17[25]	RESERVED	PINMMR17[26]	RESERVED	PINMMR17[27]	RESERVED	PINMMR17[28]
0xFFFFEB58	EMIF_ADDR[15]	PINMMR18[0]	RTP_DATA[03]	PINMMR18[1]	RESERVED	PINMMR18[2]	RESERVED	PINMMR18[3]	RESERVED	PINMMR18[4]
	N2HET1[14]	PINMMR18[8]	RESERVED	PINMMR18[9]	RESERVED	PINMMR18[10]	RESERVED	PINMMR18[11]	RESERVED	PINMMR18[12]
	EMIF_ADDR[14]	PINMMR18[16]	RTP_DATA[04]	PINMMR18[17]	RESERVED	PINMMR18[18]	RESERVED	PINMMR18[19]	RESERVED	PINMMR18[20]
	GIOB[0]	PINMMR18[24]	RESERVED	PINMMR18[25]	RESERVED	PINMMR18[26]	RESERVED	PINMMR18[27]	RESERVED	PINMMR18[28]
0xFFFFEB5C	ETMDATA[09]	PINMMR19[0]	EMIF_ADDR[4]	PINMMR19[1]	RESERVED	PINMMR19[2]	RESERVED	PINMMR19[3]	RESERVED	PINMMR19[4]
	N2HET1[30]	PINMMR19[8]	MII_RX_DV	PINMMR19[9]	RESERVED	PINMMR19[10]	RESERVED	PINMMR19[11]	RESERVED	PINMMR19[12]
	ETMDATA[15]	PINMMR19[16]	EMIF_nDQM[0]	PINMMR19[17]	RESERVED	PINMMR19[18]	RESERVED	PINMMR19[19]	RESERVED	PINMMR19[20]
	ETMDATA[10]	PINMMR19[24]	EMIF_ADDR[3]	PINMMR19[25]	RESERVED	PINMMR19[26]	RESERVED	PINMMR19[27]	RESERVED	PINMMR19[28]
0xFFFFEB60	EMIF_ADDR[13]	PINMMR20[0]	RTP_DATA[05]	PINMMR20[1]	RESERVED	PINMMR20[2]	RESERVED	PINMMR20[3]	RESERVED	PINMMR20[4]
	EMIF_ADDR[12]	PINMMR20[8]	RTP_DATA[06]	PINMMR20[9]	RESERVED	PINMMR20[10]	RESERVED	PINMMR20[11]	RESERVED	PINMMR20[12]
	MIBSPI1NCS[1]	PINMMR20[16]	N2HET1[17]	PINMMR20[17]	MII_COL	PINMMR20[18]	RESERVED	PINMMR20[19]	RESERVED	PINMMR20[20]
	EMIF_ADDR[11]	PINMMR20[24]	RTP_DATA[8]	PINMMR20[25]	RESERVED	PINMMR20[26]	RESERVED	PINMMR20[27]	RESERVED	PINMMR20[28]
0xFFFFEB64	EMIF_ADDR[1]	PINMMR21[0]	N2HET2[3]	PINMMR21[1]	RESERVED	PINMMR21[2]	RESERVED	PINMMR21[3]	RESERVED	PINMMR21[4]
	GIOB[1]	PINMMR21[8]	RESERVED	PINMMR21[9]	RESERVED	PINMMR21[10]	RESERVED	PINMMR21[11]	RESERVED	PINMMR21[12]
	EMIF_ADDR[10]	PINMMR21[16]	RTP_DATA[09]	PINMMR21[17]	RESERVED	PINMMR21[18]	RESERVED	PINMMR21[19]	RESERVED	PINMMR21[20]
	EMIF_ADDR[9]	PINMMR21[24]	RTP_DATA[10]	PINMMR21[25]	RESERVED	PINMMR21[26]	RESERVED	PINMMR21[27]	RESERVED	PINMMR21[28]
0xFFFFEB68	EMIF_ADDR[0]	PINMMR22[0]	N2HET2[1]	PINMMR22[1]	RESERVED	PINMMR22[2]	RESERVED	PINMMR22[3]	RESERVED	PINMMR22[4]
	EMIF_ADDR[7]	PINMMR22[8]	RTP_DATA[12]	PINMMR22[9]	N2HET2[13]	PINMMR22[10]	RESERVED	PINMMR22[11]	RESERVED	PINMMR22[12]
	EMIF_ADDR[6]	PINMMR22[16]	RTP_DATA[13]	PINMMR22[17]	N2HET2[11]	PINMMR22[18]	RESERVED	PINMMR22[19]	RESERVED	PINMMR22[20]
	ETMDATA[11]	PINMMR22[24]	EMIF_ADDR[2]	PINMMR22[25]	RESERVED	PINMMR22[26]	RESERVED	PINMMR22[27]	RESERVED	PINMMR22[28]
0xFFFFEB6C	EMIF_ADDR[8]	PINMMR23[0]	RTP_DATA[11]	PINMMR23[1]	N2HET2[15]	PINMMR23[2]	RESERVED	PINMMR23[3]	RESERVED	PINMMR23[4]
	SPI4CLK	PINMMR23[8]	RESERVED	PINMMR23[9]	RESERVED	PINMMR23[10]	RESERVED	PINMMR23[11]	RESERVED	PINMMR23[12]
	SPI4SIMO	PINMMR23[16]	RESERVED	PINMMR23[17]	RESERVED	PINMMR23[18]	RESERVED	PINMMR23[19]	RESERVED	PINMMR23[20]
	SPI4SOMI	PINMMR23[24]	RESERVED	PINMMR23[25]	RESERVED	PINMMR23[26]	RESERVED	PINMMR23[27]	RESERVED	PINMMR23[28]
0xFFFFEB70	SPI4NENA	PINMMR24[0]	RESERVED	PINMMR24[1]	RESERVED	PINMMR24[2]	RESERVED	PINMMR24[3]	RESERVED	PINMMR24[4]
	SPI4NCS[0]	PINMMR24[8]	RESERVED	PINMMR24[9]	RESERVED	PINMMR24[10]	RESERVED	PINMMR24[11]	RESERVED	PINMMR24[12]
	N2HET1[17]	PINMMR24[16]	RESERVED	PINMMR24[17]	RESERVED	PINMMR24[18]	RESERVED	PINMMR24[19]	RESERVED	PINMMR24[20]
	N2HET1[19]	PINMMR24[24]	RESERVED	PINMMR24[25]	RESERVED	PINMMR24[26]	RESERVED	PINMMR24[27]	RESERVED	PINMMR24[28]
0xFFFFEB74	N2HET1[21]	PINMMR25[0]	RESERVED	PINMMR25[1]	RESERVED	PINMMR25[2]	RESERVED	PINMMR25[3]	RESERVED	PINMMR25[4]
	N2HET1[23]	PINMMR25[8]	RESERVED	PINMMR25[9]	RESERVED	PINMMR25[10]	RESERVED	PINMMR25[11]	RESERVED	PINMMR25[12]
	N2HET1[25]	PINMMR25[16]	RESERVED	PINMMR25[17]	RESERVED	PINMMR25[18]	RESERVED	PINMMR25[19]	RESERVED	PINMMR25[20]
	N2HET1[27]	PINMMR25[24]	RESERVED	PINMMR25[25]	RESERVED	PINMMR25[26]	RESERVED	PINMMR25[27]	RESERVED	PINMMR25[28]

**Table 4-16. Multiplexing and Control (continued)**

Control Register Address	Default Function	Selection Bit	Alternate Function 1	Selection Bit	Alternate Function 2	Selection Bit	Alternate Function 3	Selection Bit	Alternate Function 4	Selection Bit
0xFFFFEB78	N2HET1[29]	PINMMR26[0]	RESERVED	PINMMR26[1]	RESERVED	PINMMR26[2]	RESERVED	PINMMR26[3]	RESERVED	PINMMR26[4]
	N2HET1[31]	PINMMR26[8]	RESERVED	PINMMR26[9]	RESERVED	PINMMR26[10]	RESERVED	PINMMR26[11]	RESERVED	PINMMR26[12]
	MIBSPI5NCS[2]	PINMMR26[16]	DMM_DATA[2]	PINMMR26[17]	RESERVED	PINMMR26[18]	RESERVED	PINMMR26[19]	RESERVED	PINMMR26[20]
	MIBSPI5NCS[3]	PINMMR26[24]	DMM_DATA[3]	PINMMR26[25]	RESERVED	PINMMR26[26]	RESERVED	PINMMR26[27]	RESERVED	PINMMR26[28]
0xFFFFEB7C	MIBSPI5NCS[0]	PINMMR27[0]	DMM_DATA[5]	PINMMR27[1]	RESERVED	PINMMR27[2]	RESERVED	PINMMR27[3]	RESERVED	PINMMR27[4]
	MIBSPI5NCS[1]	PINMMR27[8]	DMM_DATA[6]	PINMMR27[9]	RESERVED	PINMMR27[10]	RESERVED	PINMMR27[11]	RESERVED	PINMMR27[12]
	MIBSPI5SIMO[1]	PINMMR27[16]	DMM_DATA[9]	PINMMR27[17]	RESERVED	PINMMR27[18]	RESERVED	PINMMR27[19]	RESERVED	PINMMR27[20]
	MIBSPI5SIMO[2]	PINMMR27[24]	DMM_DATA[10]	PINMMR27[25]	RESERVED	PINMMR27[26]	RESERVED	PINMMR27[27]	RESERVED	PINMMR27[28]
0xFFFFEB80	MIBSPI5SIMO[3]	PINMMR28[0]	DMM_DATA[11]	PINMMR28[1]	RESERVED	PINMMR28[2]	RESERVED	PINMMR28[3]	RESERVED	PINMMR28[4]
	MIBSPI5SOMI[1]	PINMMR28[8]	DMM_DATA[13]	PINMMR28[9]	RESERVED	PINMMR28[10]	RESERVED	PINMMR28[11]	RESERVED	PINMMR28[12]
	MIBSPI5SOMI[2]	PINMMR28[16]	DMM_DATA[14]	PINMMR28[17]	RESERVED	PINMMR28[18]	RESERVED	PINMMR28[19]	RESERVED	PINMMR28[20]
	MIBSPI5SOMI[3]	PINMMR28[24]	DMM_DATA[15]	PINMMR28[25]	RESERVED	PINMMR28[26]	RESERVED	PINMMR28[27]	RESERVED	PINMMR28[28]
0xFFFFEB84	SPI2NENA	PINMMR29[0]	SPI2NCS[1]	PINMMR29[1]	RESERVED	PINMMR29[2]	RESERVED	PINMMR29[3]	RESERVED	PINMMR29[4]
	EMIF_CLK_SEL	PINMMR29[8]	RESERVED	PINMMR29[9]	RESERVED	PINMMR29[10]	RESERVED	PINMMR29[11]	RESERVED	PINMMR29[12]
	GIOB[2]	PINMMR29[16]	RESERVED	PINMMR29[17]	RESERVED	PINMMR29[18]	RESERVED	PINMMR29[19]	RESERVED	PINMMR29[20]
	GMII_SEL	PINMMR29[24]	RESERVED	PINMMR29[25]	RESERVED	PINMMR29[26]	RESERVED	PINMMR29[27]	RESERVED	PINMMR29[28]
0xFFFFEB88	ADC_TRG1	PINMMR30[0]	ADC_TRG2	PINMMR30[1]	RESERVED	PINMMR30[2]	RESERVED	PINMMR30[3]	RESERVED	PINMMR30[4]
	RESERVED	PINMMR30[8]	RESERVED	PINMMR30[9]	RESERVED	PINMMR30[10]	RESERVED	PINMMR30[11]	RESERVED	PINMMR30[12]
	RESERVED	PINMMR30[16]	RESERVED	PINMMR30[17]	RESERVED	PINMMR30[18]	RESERVED	PINMMR30[19]	RESERVED	PINMMR30[20]
	RESERVED	PINMMR30[24]	RESERVED	PINMMR30[25]	RESERVED	PINMMR30[26]	RESERVED	PINMMR30[27]	RESERVED	PINMMR30[28]

## F021 Flash Module Controller

The Flash electrically erasable programmable read-only memory module is a type of nonvolatile memory which has fast read access times and is able to be reprogrammed in the field or in the application. This chapter describes the F021 Flash module controller (FMC).

Topic	Page
5.1 Overview .....	245
5.2 Default Flash Configuration .....	246
5.3 SECDED .....	247
5.4 Memory Map .....	251
5.5 Power On, Power Off Considerations .....	252
5.6 Emulation and SIL3 Diagnostic Modes .....	252
5.7 Control Registers .....	257

## 5.1 Overview

The F021 Flash is used to provide non-volatile memory for instruction execution or data storage. The Flash can be electrically programmed and erased many times to ease code development.

Refer the following documents for support in how to initialize and use the on-chip Flash and its API:

- *Initialization of Hercules ARM Cortex-R4F Microcontrollers* (literature number [SPNA106](#))
- *F021 (Texas Instruments 65nm Flash) Flash API Reference Guide* (literature number [SPNU501](#))

### 5.1.1 Features

- Read, program and erase with a single 3.3 V supply voltage
- Supports error detection and correction
  - Single Error Correction and Double Error Detection (SECDED)
  - Error Correction Code (ECC) is evaluated in the CPU for the main Flash bank arrays and in the Flash Wrapper for the EEPROM emulation Flash banks
  - Address bits included in ECC calculation
- Provides different read modes to optimize performance and verify the integrity of Flash contents
- Provides built-in power mode control logic
- Integrated program/erase state machine
  - Simplifies software algorithms
  - Supports simultaneous read access on a bank while performing a write or erase operation on any one of the remaining banks
  - Suspend command allows read access to a sector being programmed/erased
  - Fast erase and program times (for details, see the device-specific data sheet)

For the actual size of the Flash memory for the device, see the device-specific data sheet.

### 5.1.2 Definition of Terms

Terms used in this document have the following meaning:

- BAGP (Bank Active Grace Period): Time (in HCLK cycles) from the most recent Flash access of a particular bank until that bank enters fallback power mode. This reduces power consumption by the Flash. However, it can also increase access time.
- bw - Normal data space bank data width of a Flash bank. The bw is 128 bits (144 bits including the error correction bits).
- bwe - EEPROM emulation bank is 128 bit wide (144 bits including the error correction bits).
- Charge pump: Voltage generators and associated control (logic, oscillator, and bandgap, for example).
- CSM: Program/erase command state machine
- Fallback power mode: The power mode (active, standby or sleep, depending on which mode is selected) into which a bank or the charge pump falls back each time the active grace period expires.
- Flash bank: A group of Flash sectors which share input/output buffers, data paths, sense amplifiers, and control logic.
- FEE - Flash EEPROM Emulation. Features on the FMC to support using a Flash type memory in place of an EEPROM Flash memory. EEPROM is erasable by the word while this Flash memory is only erasable by the sector. The FEE bank is accessible only through Bus 2 in a special address range and always resides in bank 7.
- Flash module: Flash banks, charge pump, and Flash wrapper.
- Flash wrapper: Power and mode control logic, data path, wait logic, and write/erase state machines.
- FMC - Flash Module Controller.
- Command - A sequence of coded instructions to Flash module to execute a certain task.

- FSM (Flash State Machine) - State machine which parses and decodes FSM commands. It executes embedded algorithms and generates control signals to both Flash bank and charge pump during the actual program/erase operation.
- OTP (one-time programmable): A program-only-once Flash sector (cannot be erased)
- PAGP (Pump Active Grace Period): Time (in HCLK cycles) from when the last of the banks have entered fallback power mode until the pump enters a fallback power mode. This can reduce power consumption by the Flash; however, it can also increase access time.
- Pipeline mode: The mode in which Flash is read 128 bits (+ 16 bit ECC) at a time, providing higher throughput.
- Sector: A contiguous region of Flash memory which must be erased simultaneously.
- Wide\_Word - the width of the data output from the Flash bank. This is 144 bits wide for main Flash and for the FEE bank.
- Standard read mode: The mode assumed when the pipeline mode is disabled. Physically, 128 (+ 16 bit ECC) is read at a time. However, only 32 bits of data is used while the other bits of data are discarded.
- Read Margin 1 mode: More stringent read mode designed for early detection of marginally erased bits.
- Read Margin 0 mode: More stringent read mode designed for early detection of marginally programmed bits.

### 5.1.3 F021 Flash Tools

Texas Instruments provides the following tools for F021 Flash:

- [nowECC](#) Generation Tool - to generate the Flash ECC from the Flash data.
- [nowFLASH](#) Programming Tool - to erase/program/verify the device Flash content through JTAG.
- Code Composer Studio - the development environment with integrated Flash programming capabilities.
- F021 Flash API Library - a set of software peripheral functions to program/erase the Flash module. Refer to *F021 Flash API Reference Guide* (literature number [SPNU501](#)) for more information.

## 5.2 Default Flash Configuration

At power up, the Flash module state exhibits the following properties:

- Wait states are set to 1 data wait state and 0 address wait states
- Pipeline mode is disabled
- The Flash content is protected from modification
- Power modes are set to *Active* (no power savings)
- The boot code must initialize the wait states (including data wait states and address wait states) and the desired pipeline mode by initializing the FRDCNTL register to achieve the optimum system performance. This needs to be done before switching to the final device operating frequency. Refer to *Initialization of Hercules ARM Cortex-R4F Microcontrollers* (literature number [SPNA106](#)) for more information.

## 5.3 SECDED

The Flash memory can be protected by Single Error Correction Double Error Detection (SECDED). The main program memory is protected by the SECDED circuit inside of the Cortex R4 CPU. All OTP and the FEE memory (bank 7) is protected by SECDED logic in the flash wrapper.

### 5.3.1 SECDED Initialization

Flash error detection and correction is not enabled at reset. To enable SECDED, error correction detection must be enabled in the flash wrapper, the CPU event bus must be enabled and SECDED must be enabled within the CPU. Refer to *Initialization of Hercules ARM Cortex-R4F Microcontrollers* (literature number [SPNA106](#)) for information on these steps.

The ECC values for all of the ATCM program memory space (flash banks 0 through 6) must be programmed into the flash before SECDED is enabled. This can be done by generating the correct values of the ECC with an external tool such as [nowECC](#) or may be generated by the programming tool. The Cortex R4 CPU may generate speculative fetches to any location within the ATCM memory space. A speculative fetch to a location with invalid ECC, which is subsequently not used, will not create an abort, but will set the ESM flags for a correctable or uncorrectable error. An uncorrectable error will unconditionally cause the nERROR pin to toggle low. Therefore care must be taken to generate the correct ECC for the entire ATCM space including the holes between sections and any unused or blank flash areas.

The Cortex R4 CPU does not generate speculative fetches into the address space of bank 7, the EEPROM Emulation flash. It is only necessary to initialize the ECC values of the locations which will be intentionally read by the CPU or other bus masters.

### **5.3.2 ECC Encoding**

Nineteen address lines are also included in the ECC calculation. A failure of a single address line inside of the bank will be treated as an uncorrectable error. The ECC encoding is shown in [Table 5-1](#). Bits 31:0 come from the word at the address ending in 0x0 or 0x8, Bits 63:31 come from the word at the address ending in 0x4 or 0xC.

**Table 5-1. ECC Encoding for BE32 Devices**

																8 2	8 1	8 0	7 9	7 8	7 7	7 6	7 5	7 4	7 3	7 2	7 1	7 0	6 9	6 8	6 7	6 6	6 5	6 4			
																Participating Address bits																					
ADDR_MSW_LSW								ECC bit		2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	0 9	0 8	0 7	0 6	0 5	0 4	0 3									
0007F_00FFFF00_FF0000FF		7																	x	x	x	x	x	x	x	x	x	x	x								
7FF80_FF0000FF_FF0000FF		6		x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x										
07F80_00FF00FF_00FF00FF		5						x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x										
19F83_FCC0FCC0_FCC0FCC0		4			x	x			x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x										
6A78D_E338E338_E338E338		3		x	x	x		x		x		x		x		x	x	x	x	x	x	x	x	x	x	x	x										
2A9B5_99A699A6_99A699A6		2			x	x		x		x		x		x		x	x	x	x	x	x	x	x	x	x	x											
0BAD1_57155715_57155715		1				x			x		x		x		x		x	x	x	x	x	x	x	x	x	x											
554EA_D1B4D1B4_2E4B2E4B		0		x	x	x		x		x		x		x		x		x	x	x	x	x	x	x	x	x											
⊕																																					
6 3	6 2	6 1	6 0	5 9	5 8	5 7	5 6	5 5	5 4	5 3	5 2	5 1	5 0	4 9	4 8	4 7	4 6	4 5	4 4	4 3	4 2	4 1	4 0	3 9	3 8	3 7	3 6	3 5	3 4	3 3	3 2	3 1	3 0	2 9	2 8	2 7	
																Participating Data bits																					
6 3	6 2	6 1	6 0	5 9	5 8	5 7	5 6	5 5	5 4	5 3	5 2	5 1	5 0	4 9	4 8	4 7	4 6	4 5	4 4	4 3	4 2	4 1	4 0	3 9	3 8	3 7	3 6	3 5	3 4	3 3	3 2	3 1	3 0	2 9	2 8	2 7	
				x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x		
x	x	x	x	x	x	x	x												x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
				x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x		
x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x		
x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x		
x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x		
x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x		
2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	0 9	0 8	0 7	0 6	0 5	0 4	0 3	0 2	0 1	0 0	Parity <sup>(1)</sup>	Check bits <sup>(2)</sup>									
																	Check bits <sup>(2)</sup>																				
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					
																Check bits <sup>(2)</sup>																					

<sup>(1)</sup> For Odd parity, XOR a 1 to the row's XOR result. For even Parity, use the row's XOR result directly.

(2) Each ECC[x] bit represents the XOR of all the data bits marked with x in the same row.

### 5.3.3 Syndrome Table: Decode to Bit in Error

The syndrome is a 8 bit value which decodes to the bit in error. The bit in error can be a bit among the 64 data bits, the 19 address bits or a bit among the 8 ECC check bits. A syndrome value of 00000000 indicates there is no error. Any other syndrome combinations not shown in the table are un-correctable multi-bit error. Errors of three or more bits may escape detection. The syndrome decoding is show in [Table 5-2](#).

**Table 5-2. Syndrome Table, Decode to Bit in Error**

																Address Bit Error Position																	
2	2	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	0				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1			
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1			
1	1	0	1	0	1	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1			
0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1	1	0	1	1	0	1	0	1	0	1	0	1			
0	0	0	1	0	1	1	1	0	1	0	1	0	1	1	0	1	0	1	1	0	1	1	0	1	0	1	0	0	0	1			
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1	1	1	0	1	0	1	0	1	0	1	0	1	0			
																Data Bit Error Position																	
6	6	6	6	5	5	5	5	5	5	5	5	5	5	5	4	4	4	4	4	4	4	4	4	3	3	3	3	3	3	2	2		
3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2		
0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1		
1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1		
0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0		
1	1	1	1	1	1	1	0	0	1	1	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	1		
1	1	1	0	0	0	1	1	0	0	1	1	1	0	0	0	1	1	1	1	1	0	0	1	1	1	0	0	0	1	1	0		
1	0	0	1	1	0	0	1	1	0	0	1	1	0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	1	0	1	1		
0	1	0	1	0	1	1	0	0	0	1	0	1	0	1	0	1	0	1	1	1	0	0	0	1	0	1	0	1	0	1	0		
1	1	0	1	0	0	0	1	1	0	1	0	1	0	0	1	1	0	1	0	0	1	1	0	1	0	0	0	0	1	0	1		
																Data Bit Error Position																ECC Error Bit	
2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Bit[7]
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Bit[6]
0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	1	0	0	0	0	0	Bit[5]
1	0	0	1	1	0	0	0	0	0	1	1	1	1	1	1	0	0	1	1	0	0	0	0	0	0	1	0	0	0	0	0	Bit[4]	
0	1	1	0	0	1	1	0	0	0	1	1	1	0	0	0	1	0	0	1	1	0	0	0	0	0	0	1	0	0	0	0	Bit[3]	
0	0	1	1	0	1	0	0	1	1	0	1	0	0	1	1	0	1	0	0	1	1	0	0	0	0	0	0	1	0	0	0	Bit[2]	
1	1	1	0	0	0	1	0	1	0	1	0	1	0	1	1	1	0	0	0	1	0	1	0	0	0	0	0	0	1	0	0	Bit[1]	
1	1	0	0	0	1	0	0	1	0	1	1	0	0	1	1	1	0	0	0	1	0	1	1	0	0	0	0	0	1	0	0	Bit[0]	

### 5.3.4 Syndrome Table: An Alternate Method

**Table 5-3. Alternate Syndrome Table**

Syndrome lsb: 3:0	Syndrome msb 7:4															
		0x	1x	2x	3x	4x	5x	6x	7x	8x	9x	Ax	Bx	Cx	Dx	Ex
x0	good	E04	E05	D	E06	D	D	D38	E07	D	D	D54	D	M	M	D
x1	E00	D	D	D22	D	A19	A17	D	D	A04	M	D	M	D	D	D06
x2	E01	D	D	M	D	D58	D32	D	D	D42	D48	D	M	D	D	M
x3	D	D10	D16	D	M	D	D	A15	A09	D	D	M	D	D26	D00	D
x4	E02	D	D	D23	D	D59	D33	D	D	D43	D49	D	M	D	D	D07
x5	D	D11	D17	D	M	D	D	D39	A08	D	D	D55	D	D27	D01	D
x6	D	D12	D18	D	M	D	D	A14	A07	D	D	M	D	D28	D02	D
x7	M	D	D	M	D	D60	D34	D	D	D44	D50	D	M	D	D	M
x8	E03	D	D	M	D	D61	D35	D	D	D45	D51	D	M	D	D	M
x9	D	D13	D19	D	A21	D	D	A13	A06	D	D	M	D	D29	D03	D
xA	D	D14	D20	D	D57	D	D	A12	D41	D	D	M	D	D30	D04	D
xB	D09	D	D	M	D	D62	D36	D	D	D46	D52	D	D25	D	D	M
xC	D	D15	D21	D	A20	D	D	A11	A05	D	D	M	D	D31	D05	D
xD	M	D	D	M	D	D63	D37	D	D	D47	D53	D	M	D	D	M
xE	D08	D	D	M	D	A18	A16	D	D	A03	M	D	D24	D	D	M
xF	D	M	M	D	D56	D	D	A10	D40	D	D	M	D	M	M	D

- E0x - Single bit ECC error, correctable
- Dxx - Single bit data error, correctable
- Axx - Single bit address error, uncorrectable
- D - Double bit error, uncorrectable
- M - Multibit errors, uncorrectable

## 5.4 Memory Map

The Flash module contains the program memory, which is mapped starting at location zero, and one Customer OTP sector and one TI OTP sector per bank. The Customer OTP sectors may be programmed by the customer, but cannot be erased. They are typically blank in new parts. The TI OTP sectors are used to contain manufacturing information. They may be read by the customer but can not be programmed or erased. The TI OTP sectors contain settings used by the Flash API to setup the Flash state machine for erase and program operations.


All of these OTP regions are memory mapped to facilitate ease of access by the CPU. They are memory mapped to an offset starting at F000 0000h in the CPU's memory map.

The RWAIT value is used to define the number of wait states for the program memory flash. The EWAIT value is used to define the number of wait states for the data flash in bank 7. Bank 7 starting at offset F020 0000h is dedicated for data storages such as EEPROM Emulation.

For the Flash Bank/Sectoring information, see the device-specific data sheet.

The ECC bits are packed in their memory space as shown in [Figure 5-1](#). The ECC bytes must be read as bytes or halfwords.

**Figure 5-1. ECC Byte Mapping**



## 5.5 Power On, Power Off Considerations

### 5.5.1 Error Checking at Power On

As the device is coming out of the device reset sequence the flash wrapper reads two configuration words from the TI OTP section of bank zero, the hardware configuration word at address 0xF0080140 and then the AJSM visible password at address 0xF0000000. During these reads ECC is enabled. Single bit errors are corrected. Uncorrectable errors will generate an ESM group 3 channel 7 error event and the  $\overline{\text{ERROR}}$  pin will be activated.

### 5.5.2 Flash Integrity at Power Off

If power is lost during a programming or erase operation, a power-on reset must be asserted before the core supply voltage drops below specification. The  $\overline{\text{PORRST}}$  pin has a glitch filter which means that the  $\overline{\text{PORRST}}$  pin must be asserted low  $t_{\text{(nPORRST)}}$  (2us) before the core supply drops below  $V_{\text{cc}_{\text{MIN}}}$  (1.14V). If this requirement is met, then the bits being programmed when  $\overline{\text{PORRST}}$  goes low are indeterminate, however the other bits in the flash are not disturbed. Likewise, if this requirement is met, and  $\overline{\text{PORRST}}$  is asserted while erasing, the sector or sectors being erased will have indeterminate bits, however the other sectors in the same bank, and the other banks will not be disturbed.

## 5.6 Emulation and SIL3 Diagnostic Modes

### 5.6.1 System Emulation

During emulation when SUSPEND signal is high, the data read from memory is still passed to SECDED for correction if ECC\_ENABLE is active. If a correctable error is detected then it is corrected but error event is not generated and error occurrence counter is not incremented if in profiling mode. If a double error is detected then the raw data is returned without generating double error signal.

The SUSPEND signal can be disabled by using the SUSP\_IGNR bit in FEDACCTRL1 register. The SUSPEND signal should not be confused with the suspend\_now operation for the FSM.

### 5.6.2 Diagnostic Mode

Flash wrapper can be put in diagnostic mode to verify various logic. There are multiple diagnostic modes supported by the wrapper. A specific diagnostic mode is selected via DIAGMODE[2:0] control bits.

Diagnostic mode is only enabled via a 4-bit key stored in DIAG\_EN\_KEY[3:0]. Only DIAG\_EN\_KEY=0101 will enable any diagnostic mode and all diagnostic modes use the DIAG\_TRIG to initiate the action.

All tests will run from any pipeline mode. Some of the diagnostic modes can corrupt the flash data access, and generate errors as part of the test. Running in non-pipeline may minimize some of these conditions.

For all modes it is best to follow this sequence.

1. Write 0101 to the DIAG\_EN\_KEY register and set the desired DIAG\_MODE. This will block many UERR sources.
2. Set any data registers needed for this mode.
3. Write a one to the DIAG\_TRIG to initiate the action and allow UERRs to happen for one cycle.
4. Write 1010 to DIAG\_EN\_KEY to exit the diagnostic modes.

When the CONF\_TYPE is 5 then the ECC logic is in the CPU and most of diagnostic modes are removed. Some because the logic they test no longer exists and the rest because the path is validated via the ECC path to the CPU.

**Table 5-4. DIAGMODE Encoding**

Mode	DIAGMODE Bits	Description
0	0 0 0	Diagnostic mode is disabled. Same as DIAG_EN_KEY not equal to 5h.
1	0 0 1	ECC Data correction test mode.
2	0 1 0	ECC Syndrome reporting test mode.
3	0 1 1	ECC Malfunction test mode 1 (same data mode)
4	1 0 0	ECC Malfunction test mode 2 (inverted data mode)
5	1 0 1	Address Tag Register test mode
6	1 1 0	Reserved
7	1 1 1	ECC Data Correction

### 5.6.2.1 ECC Data Correction Mode 1

This diagnostic mode can be enabled while ECC logic is also enabled for normal bank read. The flash wrapper will arbitrate the usage of the ECC logic if a conflict occurs between a normal bank read and diagnostic checking.

When in diagnostic data correction mode, FEMU\_xxxx registers contain the 64-bit EEPROM emulation data register, the 19-bit emulation address register and the 8-bit emulation check-bit register. These values are used to enter diagnostic data to exercise the SECDED logic. The user can apply a value with an error in any bit location. When the DIAG\_TRIG is set, the SECDED calculation is done and the corrected values are saved back into the same FEMU\_xxxx registers. The error position register is also updated to indicate the bit position in error. Either ERR\_ONE\_FLG or ERR\_ZERO\_FLG bit is set when a correctable error is detected. The D\_COR\_ERR bit will be also be set in FEDACSTATUS. For uncorrectable error the double/multi bit error status bit ECC\_MUL\_ERR is set as well as the D\_UNC\_ERR bit in the same register. Status bits should be cleared by the user before applying a new diagnostic data.

It takes multiple CPU transactions to preload the registers with diagnostic values. During this time, the result of the diagnostic logic such as comparator can change. User should apply a trigger by setting DIAG\_TRIG bit to 1 as a qualifier after all registers are loaded with intended values. The DIAG\_TRIG serves to validate the diagnostic result. Only when DIAG\_TRIG is high and a failing result in the diagnostic logic will update the corresponding status flag and the position register.

### 5.6.2.2 ECC Syndrome Report Mode 2: DIAGMODE = 2

When in diagnostic syndrome reporting mode, the resulting syndrome calculated by SECDED is captured into the ECC check-bit register FEMU\_ECC. The syndrome can be read by the user and compare with a known syndrome value. Diagnostic data in FEMU\_DxSW and FEMU\_ADDR is not corrected and the error position register is not updated. The FEDACSTATUS error bits are not updated during this mode. See [Figure 5-2](#).

For devices with ECC\_IN\_CPU (CONF\_TYPE=5), the resulting FEMU\_ECC value will represent the 32-bit byte swapped values. Here, bytes 7654\_3210 are rearranged to 4567\_0123. For instance, if the syndrome shows an error in data bit 33, it would really be an error in EMU\_DMW bit 57. You can also XOR the data bit position with "011000". (21h XOR 18h => 39h)

---

**NOTE:** The user should pre-load the registers with the test values with DIAG\_TRIG=0. After all test values are written, the DIAG\_TRIG should then be set high to validate the diagnostic result.

---

### 5.6.2.3 ECC Malfunction Test Mode 3: DIAGMODE = 3

There are three inputs to the malfunction detection logic: the resulting syndrome, the original uncorrected data and the final corrected data. See [Figure 5-2](#).

In normal function, the malfunction detection logic will detect an error if the syndrome is 0 and if the data before correction and the data after the correction is not equal or if the syndrome is not 0 and if the data before correction and data after the correction is equal to each other. During diagnostic mode 3 or 4, user supplied values are sent to the malfunction logic. No functional checking is done by the ecc\_malfunction logic while the mode is 3 or 4.

Diagnostic mode 3 is also known as “same data” mode. A diagnostic value can be stored in the ECC checkbit register. The value stored in the 64-bit Raw data register will be supplied to the two inputs of the malfunction comparator logic. If a non-zero value is stored in the Raw ECC checkbit register FRAW\_ECC then the malfunction logic should detect it as an error and set the ECC\_MAL\_ERR bit (ECC malfunction error). There is one ECC\_MAL\_ERR bit for each SECDED block and they are called ECC1\_MAL\_ERR and ECC0\_MAL\_ERR and are selectable with the DIAG\_ECC\_SEL bit. The DIAG\_TRIG is set to initiate this mode.

The FRAW\_DATAx, FRAW\_ECC and FUNC\_ERR\_ADD will load on an ECC\_MAL\_ERR but will not contain useful information during Diag mode 3.

### 5.6.2.4 ECC Malfunction Test Mode 4: DIAGMODE = 4


This mode is also known as “inverted data” mode. A diagnostic value can be stored in the ECC checkbit register. A value stored in the 64-bit Raw data register and its bit-wise inverted counterpart will be supplied to the two inputs of the malfunction comparator logic. If a zero value is stored in the Raw ECC checkbit register FRAW\_ECC then the malfunction logic should detect it as an error and set the ECC\_MAL\_ERR bit (diagnostic ECC malfunction). See [Figure 5-2](#).

In this mode only, the COM\_MAL\_GOOD bit (Compare Malfunction) is cleared if any one of the 64 XOR gates is malfunctioning. There is one COMx\_MAL\_GOOD bit for each SECDED blocks and they are called COM1\_MAL\_GOOD and COM0\_MAL\_GOOD. The COMx\_MAL\_GOOD bits go high when entering diagnostic mode 4 and go low and stay low if an error is detected. These bits are only valid in diagnostic mode 4 and outside of this mode the bits are zero.

Set the ECC\_SEL bits before entering mode 4 or enter mode 4 from a nonmode 4 and set the ECC\_SEL bits at the same time. Do not just change the ECC\_SEL bits or the corresponding MAL\_GOOD will not get set because it did not enter mode 4 correctly.

The FRAW\_DATAx, FRAW\_ECC and FUNC\_ERR\_ADD will load on an ECC\_MAL\_ERR but will not contain useful information during Diag mode 4.

**Figure 5-2. ECC Malfunction Test Logic**



### 5.6.2.5 Address Tag Register Test Mode 5: DIAGMODE = 5

There are four sets of address tag registers. Each set consists of a primary and a duplicate address tag registers. Normally, these registers stores the recently issued CPU addresses during pipeline mode. To detect errors in these registers, the primary and duplicate address tag registers are continuously compared to each other if the buffer is valid. If they are different then an address tag register error event is generated.

These registers are memory mapped. All primary address tag registers are memory mapped to one address and likewise, all duplicate tag registers are mapped to another single address. During diagnostic mode, each individual set can be selected via the 2-bit DIAG\_BUF\_SEL (Diagnostic buffer select) register. User supplied values can be written into the selected set during a diagnostic mode. If different values are written into the primary and the duplicate address tag registers then the ADD\_TAG\_ERR (Address Tag Error) register will be set. This diagnostic mode uses the FRAW\_DATAL register to supply the alternate address when DIAG\_TRIG is set. The FUNC\_ERR\_ADD will not contain useful information during Diag mode 5. It will also trigger the normal uncorrectable register freeze.

All address tags and buffer valid bits will be set to zero when leaving diag\_mode 5. Going to mode 5 and back out clears the pipeline buffers and is useful for other test modes also. No functional checking is done by the address tag logic while the mode is 5.

---

**NOTE:** The user should pre-load the registers with the test values with DIAG\_TRIG=0. After all test values are written, the DIAG\_TRIG should then be set high to validate the diagnostic result.

---

### 5.6.2.6 ECC Data Correction Diagnostic Mode 7: DIAGMODE = 7

Testing the error correction and ECC logic in the CPU involves corrupting the ECC value returned to the CPU. By inverting one or more bits of the ECC, the CPU will detect errors in a selected data or ECC bit, or in any possible value returned by the ECC.

To set an error for a particular bit use the syndrome, see For instance if you want to corrupt data bit 62 then put the value 70h into the test register.

The method uses the DATA\_INV\_PAR value in the FPAR\_OVR register to alter the ECC during a slave access cycle. The value in the DATA\_INV\_PAR register will be XORed with the current ECC to give a bad ECC value to the CPU. This only will occur when the DIAG\_MODE is 7, the PAR\_OVR\_KEY is 5, the DIAG\_EN\_KEY in the FDIAAGCTRL register is 5 and the access is a slave cycle.

This mode can set the FEDACSTATUS status error bits ECC\_MUL\_ERR or ERR\_ZERO\_FLG but it will not set D\_UNC\_ERR nor D\_COR\_ERR. Also the logic to support the ECCx\_MAL\_ERR and COMx\_MAL\_GOOD bits is not implemented for the CPU path so these bits will not set.

The sequence to do this test would be:

1. Make sure the true DMA module is off.
2. Put 0101b into PAR\_OVR\_KEY and 101b into DAT\_INV\_PAR fields (00005Axxh) of the FPAR\_OVR register (0x7C).
3. Put the desired value in DAT\_INV\_PAR field of FPAR\_OVR register.
4. Put 7 in DIAG\_MODE, and 5 in DIAG\_EN\_KEY of FDIAAGCTRL (0x6C).
5. Do a slave access of the desired address.
6. Put 0 in DIAG\_MODE or A in one of the key fields to turn off this test.
7. Check error registers for ECC errors. (0x14, 0x1C, 0x20).
8. Repeat as necessary to test out the ECC.
9. Put 0 in DIAG\_MODE and A in both of the key fields to completely disable this test at the end of the test.
10. Write 5400h to FPAR\_OVR(0x7C) to clear DAT\_INV\_PAR and put 2 into PAR\_OVR\_KEY.

### 5.6.3 Diagnostic Mode Summary

The following table give a summary of the input registers needed for each mode, the possible registers that can change and the possible error bits in FEDACSTATUS that may set.

**Table 5-5. Bus1 Diagnostic Mode Summary**

DIAG MODE	Name	Inputs	Possible Outputs	Possible Error Bits Set	Notes
1	ECC Data Correction				Not Applicable
2	ECC Syndrome Report				Not Applicable
3	ECC Malfunction				Not Applicable
4	ECC Malfunction Inverted Data				Not Applicable
5	Address Tag	FPRIM_ADD_TAG FDUP_ADD_TAG FRAW_DATAL	FUNC_ERR_ADD <sup>(1)</sup>	ADD_TAG_ERR	
6	Reserved				
7	ECC test	DAT_INV_PAR	FUNC_ERR_ADD FCOR_ERR_ADD	ECC_MUL_ERR ERR_ZERO_FLG	Slave access only

<sup>(1)</sup> Register output value will change, but will not contain useful information.

**Table 5-6. Bus2 and ECC Diagnostic Mode Summary**

DIAG MODE	Name	Inputs	Possible Outputs	Possible Error Bits Set	Notes
1	ECC Data Correction	FEUM_DMSW FEMU_DLSSW FEMU_ECC FEMU_ADDR	FEMU_ECC FUNC_ERR_ADD FCOR_ERR_ADD FCOR_ERR_POS  FEMU_ECC EE_UNC_ERR_ADD EE_COR_ERR_ADD EE_COR_ERR_POS	D_UNC_ERR D_COR_ERR D_MUL_ERR ERR_ONE_FLG ERR_ZERO_FLG ERR_MUL_FLG  EE_D_UNC_ERR EE_D_COR_ERR EE_D_MUL_ERR EE_ERR_ONE_FLG EE_ERR_ZERO_FLG EE_ERR_MUL_FLG	
2	ECC Syndrome Report	FEMU_DMSW FEMU_DLSSW FEMU_ECC FEMU_ADDR	FEMU_ECC	NA	
3	ECC Malfunction	FRAW_DATAH FRAW_DATAL FRAW_ECC	FRAW_DATAH <sup>(1)</sup> FRAW_DATAL <sup>(1)</sup> FRAW_ECC <sup>(1)</sup> FUNC_ERR_ADD <sup>(1)</sup>  FRAW_DATAH <sup>(1)</sup> FRAW_DATAL <sup>(1)</sup> FRAW_ECC <sup>(1)</sup> EE_UNC_ERR_ADD <sup>(1)</sup>	ECCB2_MAL_ERR D_UNC_ERR  EE_MAL_ERR EE_D_UNC_ERR	

<sup>(1)</sup> Register output value will change, but will not contain useful information.

**Table 5-6. Bus2 and ECC Diagnostic Mode Summary (continued)**

DIAG MODE	Name	Inputs	Possible Outputs	Possible Error Bits Set	Notes
4	ECC Malfunction Inverted Data	FRAW_DATAH FRAW_DATAL FRAW_ECC	FRAW_DATAH <sup>(1)</sup> FRAW_DATAL <sup>(1)</sup> FRAW_ECC <sup>(1)</sup> FUNC_ERR_ADD <sup>(1)</sup> FRAW_DATAH <sup>(1)</sup> FRAW_DATAL <sup>(1)</sup> FRAW_ECC <sup>(1)</sup> EE_UNC_ERR_ADD <sup>(1)</sup>	COMB2_MAL_GOOD ECCB2_MAL_ERR D_UNC_ERR  EE_COM_MAL_GOOD EE_MAL_ERR EE_D_UNC_ERR	
5	Address Tag				Not applicable
6	Reserved				Not applicable
7	ECC test				Not applicable

**Table 5-7. Port Signals Diagnostic Mode Summary**

DIAG MODE	Name	Error In	Uncorrectable Error	Correctable Error	Address Bus Parity Error	FEE Uncorrectable Error	FEE Correctable Error
			ESM Group 3 Channel 7	ESM Group 1 Channel 6	ESM Group 2 Channel 4	ESM Group 1 Channel 36	ESM Group 1 Channel 35
1	ECC Data Correction	Bus 2	Yes	Yes	No	No	No
		EEPROM	No	No	No	Yes	Yes
2	ECC Syndrome Report	Bus 2	No	No	No	No	No
		EEPROM	No	No	No	No	No
3	ECC Malfunction	Bus 2	Yes	No	No	No	No
		EEPROM	No	No	No	Yes	No
4	ECC Malfunction Inverted Data	Bus 2	Yes	No	No	No	No
		EEPROM	No	No	No	Yes	No
5	Address Tag	Bus 1	Yes	No	No	No	No
6	Reserved						
7	ECC test	Bus 1	Yes	Yes	No	No	No

### 5.6.4 Read Margin

When the bits are programmed or erased, they are checked against a program\_verify or erase\_verify reference level that is far away from the normal read reference point. Over time, bit levels may drift toward the normal read point and if it is too much then a bit will read the wrong value. To counteract this, the bits can be read using different read\_margin reference points to give an early detection of the problem. The bits can then be either re-programmed (most common) or the sector can be erased and reprogrammed.

## 5.7 Control Registers

This section details the Flash module registers, summarized in [Table 5-8](#). A detailed description of each register and its bits is also provided.

The Flash module control registers can only be read and/or written by the CPU while in privileged mode. Each register begins on a word boundary. All registers are 32-bit, 16-bit and 8-bit accessible. The start address of the Flash module is FFF8 7000h.

**Table 5-8. Flash Control Registers**

<b>Offset</b>	<b>Acronym</b>	<b>Register Description</b>	<b>Section</b>
FFF8 7000h	FRDCNTL	Flash Option Control Register	<a href="#">Section 5.7.1</a>
FFF8 7008h	FEDACTRL1	Flash Error Detection and Correction Control Register 1	<a href="#">Section 5.7.2</a>
FFF8 700Ch	FEDACTRL2	Flash Error Detection and Correction Control Register 2	<a href="#">Section 5.7.3</a>
FFF8 7010h	FCOR_ERR_CNT	Flash Correctable Error Count Register	<a href="#">Section 5.7.4</a>
FFF8 7014h	FCOR_ERR_ADD	Flash Correctable Error Address Register	<a href="#">Section 5.7.5</a>
FFF8 7018h	FCOR_ERR_POS	Flash Correctable Error Position Register	<a href="#">Section 5.7.6</a>
FFF8 701Ch	FEDACSTATUS	Flash Error Detection and Correction Status Register	<a href="#">Section 5.7.7</a>
FFF8 7020h	FUNC_ERR_ADD	Flash Un-Correctable Error Address Register	<a href="#">Section 5.7.8</a>
FFF8 7024h	FEDACSDIS	Flash Error Detection and Correction Sector Disable Register	<a href="#">Section 5.7.9</a>
FFF8 7028h	FPRIM_ADD_TAG	Flash Primary Address Tag Register	<a href="#">Section 5.7.10</a>
FFF8 702Ch	FDUP_ADD_TAG	Flash Duplicate Address Tag Register	<a href="#">Section 5.7.11</a>
FFF8 7030h	FBPROT	Flash Bank Protection Register	<a href="#">Section 5.7.12</a>
FFF8 7034h	FBSE	Flash Bank Sector Enable Register	<a href="#">Section 5.7.13</a>
FFF8 7038h	FBBUSY	Flash Bank Busy Register	<a href="#">Section 5.7.14</a>
FFF8 703Ch	FBAC	Flash Bank Access Control Register	<a href="#">Section 5.7.15</a>
FFF8 7040h	FBFallback	Flash Bank Fallback Power Register	<a href="#">Section 5.7.16</a>
FFF8 7044h	FBPRDY	Flash Bank/Pump Ready Register	<a href="#">Section 5.7.17</a>
FFF8 7048h	FPAC1	Flash Pump Access Control Register 1	<a href="#">Section 5.7.18</a>
FFF8 704Ch	FPAC2	Flash Pump Access Control Register 2	<a href="#">Section 5.7.19</a>
FFF8 7050h	FMAC	Flash Module Access Control Register	<a href="#">Section 5.7.20</a>
FFF8 7054h	FMSTAT	Flash Module Status Register	<a href="#">Section 5.7.21</a>
FFF8 7058h	FEMU_DMSW	EEPROM Emulation Data MSW Register	<a href="#">Section 5.7.22</a>
FFF8 705Ch	FEMU_DLSW	EEPROM Emulation Data LSW Register	<a href="#">Section 5.7.23</a>
FFF8 7060h	FEMU_ECC	EEPROM Emulation ECC Register	<a href="#">Section 5.7.24</a>
FFF8 7064h	FLOCK	Flash Lock Register	<a href="#">Section 5.7.25</a>
FFF8 7068h	FEMU_ADDR	EEPROM Emulation Address Register	<a href="#">Section 5.7.26</a>
FFF8 706Ch	FDIAGCTRL	Diagnostic Control Register	<a href="#">Section 5.7.27</a>
FFF8 7070h	FRAW_DATAH	Uncorrected Raw Data High Register	<a href="#">Section 5.7.28</a>
FFF8 7074h	FRAW_DATAL	Uncorrected Raw Data Low Register	<a href="#">Section 5.7.29</a>
FFF8 7078h	FRAW_ECC	Uncorrected Raw ECC Register	<a href="#">Section 5.7.30</a>
FFF8 707Ch	FPAR_OVR	Parity Override Register	<a href="#">Section 5.7.31</a>
FFF8 70C0h	FEDACSDIS2	Flash Error Detection and Correction Sector Disable Register 2	<a href="#">Section 5.7.32</a>
FFF8 7288h	FSM_WR_ENA	FSM Register Write Enable	<a href="#">Section 5.7.33</a>
FFF8 72A4h	FSM_SECTOR	FSM Sector Register	<a href="#">Section 5.7.34</a>
FFF8 72B8h	EEPROM_CONFIG	EEPROM Emulation Configuration Register	<a href="#">Section 5.7.35</a>
FFF8 7308h	EE_CTRL1	EEPROM Emulation Error Detection and Correction Control Register 1	<a href="#">Section 5.7.36</a>
FFF8 730Ch	EE_CTRL2	EEPROM Emulation Error Detection and Correction Control Register 2	<a href="#">Section 5.7.37</a>
FFF8 7310h	EE_COR_ERR_CNT	EEPROM Emulation Correctable Error Count Register	<a href="#">Section 5.7.38</a>
FFF8 7314h	EE_COR_ERR_ADD	EEPROM Emulation Correctable Error Address Register	<a href="#">Section 5.7.39</a>
FFF8 7318h	EE_COR_ERR_POS	EEPROM Emulation Correctable Error Bit Position Register	<a href="#">Section 5.7.40</a>
FFF8 731Ch	EE_STATUS	EEPROM Emulation Error Status Register	<a href="#">Section 5.7.41</a>
FFF8 7320h	EE_UNC_ERR_ADD	EEPROM Emulation Un-Correctable Error Address Register	<a href="#">Section 5.7.42</a>
FFF8 7400h	FCFG_BANK	Flash Bank Configuration Register	<a href="#">Section 5.7.43</a>

### 5.7.1 Flash Option Control Register (FRDCNTL)

FRDCNTL supports pipeline mode. This register controls flash timings for the main flash banks. For the equivalent register that controls flash timings for the EEPROM Emulation flash bank (bank 7) see [Section 5.7.35](#).

**Figure 5-3. Flash Option Control Register (FRDCNTL) (offset = FFF8 7000h)**

31	Reserved							16
	R-0							
15	Reserved			12	11	RWAIT		
	R-0					R/WP-1		
7	5	4	3			1	0	
Reserved		ASWSTEN	Reserved			ENPIPE		
R-0		R/WP-0	R-0			R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-9. Flash Option Control Register (FRDCNTL) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	RWAIT	0 - Fh	<p>Random/data Read Wait State</p> <p>The random read wait state bits indicate how many wait states are added to a flash read access. In Pipeline mode there is always one wait state even when RWAIT is set to 0.</p> <p><b>Note:</b> The required wait states for each HCLK frequency can be found in the device-specific data sheet.</p>
7-5	Reserved	0	Read returns 0. Writes have no effect.
4	ASWSTEN	0 1	<p>Address Setup Wait State Enable</p> <p>Address Setup Wait State is disabled.</p> <p>Address Setup Wait State is enabled. Address is latched one cycle before decoding to determine pipeline hit or miss. Address Setup Wait State is only available in pipeline mode.</p> <p><b>Note:</b> The required address wait state for each HCLK frequency can be found in the device-specific data sheet.</p>
3-1	Reserved	0	Read returns 0. Writes have no effect.
0	ENPIPE	0 1	<p>Enable Pipeline Mode</p> <p>Pipeline mode is disabled.</p> <p>Pipeline mode is enabled.</p>

### 5.7.2 Flash Error Detection and Correction Control Register 1 (FEDACCTRL1)

This register controls ECC event detection for the main flash banks. For the equivalent register that controls ECC event detection for the EEPROM Emulation flash bank (bank 7), see [Section 5.7.36](#).

**Figure 5-4. 32-bit, 4 Rows Flash Error Detection and Correction Control Register 1 (FEDACCTRL1) (offset = FFF8 7008h)**

31	Reserved			25	24
	R-0			R/WP-0	
23	Reserved			19	16
	R-0			R/WP-Ah	
15	Reserved			10	9 8
	R-0			R/WP-0	R/WP-0
7	Reserved			4	3 0
	R-0			R/WP-5h	

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-10. Flash Error Detection and Correction Control Register 1 (FEDACCTRL1) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	SUSP_IGNR	0	Suspend Ignore. In emulation mode, for example, viewing memory in the debugger's window, the CPU suspend signal is set. This bit determines whether the CPU suspend signal is ignored by the flash module.
		1	CPU suspend signal blocks error bits setting and un-freezing. The flash module blocks all errors from setting the error bits in emulation mode and blocks the un-freezing of the bits and registers by reading the FUNC_ERR_ADD register.
23-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	EDACMODE	5h	Error Correction Mode. Reads from the OTP, ECC and reads from the mirrored space of the main memory (starting at 0x20000000) will not be checked by ECC even though ECC is enabled in the CPU .
		All Other Values	ECC is checked during OTP and ECC reads if ECC is enabled in the CPU <b>Note:</b> Reading ECC bits will generate an ECC error based on the contents of the 8 ECC bits and the 64 data bits they protect
15-11	Reserved	0	Read returns 0. Writes have no effect.
10	EOFEN	0	Event on Ones Fail Enable No ESM error event is generated on a single bit error where a one reads as a zero when reading from the OTP or ECC memory locations.
		1	An ESM error event is generated on a single bit error where a one reads as a zero when reading from the OTP or ECC memory locations. <b>Note:</b> When either the EOFEN or the EZFEN bit is set, an error event will be generated on ESM group 1 channel 6 when any correctable error is generated by reading the main memory

**Table 5-10. Flash Error Detection and Correction Control Register 1 (FEDACCTRL1)  
Field Descriptions (continued)**

Bit	Field	Value	Description
9	EZFEN	0	Event on Zeros Fail Enable No ESM error event is generated on a single bit error where a zero reads as a one when reading from the OTP or ECC memory locations.
		1	An ESM error event is generated on a single bit error where a zero reads as a one when reading from the OTP or ECC memory locations. <b>Note:</b> When either the EOFEN or the EZFEN bit is set, an error event will be generated on ESM group 1 channel 6 when any correctable error is generated by reading the main memory
8	EPEN	0	Error Profiling Enable. Error profiling is disabled.
		1	Error profiling is enabled. The correctable error event is generated (ESM group 1 channel 6) when the number of CPU accesses of correctable bit errors detected and corrected has reached the threshold value defined in the FEDACCTRL2 register.
3-0 7-4	Reserved	0	Read returns 0. Writes have no effect.
	EDACEN	5h	Error Detection and Correction Enable CPU single and double error event signals are blocked. <b>Note:</b> It is recommended to enable ECC in the flash wrapper by writing "1010" to these bits before enabling ECC in the CPU. If ECC is enabled in the CPU, but not in the wrapper, the CPU will still check and correct single bit ECC errors, and generate aborts on uncorrectable errors for the main flash. However, the generation of ESM events, the capture of failing addresses and the detections and correction of errors in the OTP will be prevented.
		All Other Values	Error Detection and Correction events are captured and sent to the ESM

### 5.7.3 Flash Error Correction and Correction Control Register 2 (FEDACCTRL2)

This register applies to ECC event detection for the main flash banks. For the equivalent register which applies to the EEPROM Emulation flash bank (bank 7) see [Section 5.7.37](#).

**Figure 5-5. Flash Error Correction and Correction Control Register 2 (FEDACCTRL2)  
(offset = FFF8 700Ch)**

31	Reserved	16
	R-0	
15	SEC_THRESHOLD	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-11. Flash Error Correction Control and Correction Register 2 (FEDACCTRL2)  
Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	SEC_THRESHOLD		<p>Single Error Correction Threshold</p> <p>When error profiling is enabled, this register contains the threshold value for the SEC (single error correction) occurrences before a correctable error event is generated (ESM group 1, channel 6). A threshold of zero disables the threshold so that it does not generate an event.</p>

### 5.7.4 Flash Correctable Error Count Register (FCOR\_ERR\_CNT)

This register applies to the main flash banks. For the equivalent register which applies to the EEPROM Emulation flash bank (bank 7) see [Section 5.7.38](#).

**Figure 5-6. Flash Corectable Error Count Register (FCOR\_ERR\_CNT) (offset = FFF8 7010h)**

31	Reserved	16
	R-0	
15	FERRCNT	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-12. Flash Correctable Error Count Register (FCOR\_ERR\_CNT) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	FERRCNT		<p>Single Error Correction Count</p> <p>This register contains the number of SEC (single error correction) occurrences. Writing any value to this register resets the count value to zero. The counter resets to zero when it increments to be equal to the single error correction threshold. This register only increments when profiling mode is enabled. This register is not affected by the EOFEN or EZEOFEN error control bits in the FEDACCTRL1 register.</p>

### 5.7.5 Flash Correctable Error Address Register (FCOR\_ERR\_ADD)


This register applies to the main flash banks. For the equivalent register which applies to the EEPROM Emulation flash bank (bank 7) see [Section 5.7.39](#).

The error address is captured during errors when either EOFEN or EZFEN enable bit is set. During error profiling mode when only EPEN is set, the error address is not captured if a correctable error is detected. This register is frozen while either the ERR\_ZERO\_FLG or the ERR\_ONE\_FLG bit is set in the FEDACSTATUS register.

During emulation mode, this address is frozen even when read. By setting the SUSP\_IGNR bit, (see[Table 5-10](#)) this register can be un-frozen in emulation mode.

This register is not changed with the reset signal and contains unknown data at powerup.

**Figure 5-7. Flash Correctable Error Address Register (FCOR\_ERR\_ADD) (offset = FFF8 7014h)**



LEGEND: R = Read only; -n = value after reset; -u = unchanged value on internal reset, cleared on power up

**Table 5-13. Flash Correctable Error Address Register (FCOR\_ERR\_ADD) Field Descriptions**

Bit	Field	Value	Description
31-3	COR_ERR_ADD		Correctable Error Address COR_ERR_ADD records the CPU logical address of which a correctable error is detected by the ECC logic. This error address is frozen from begin updated until it is read by the CPU. Additional error are blocked until this register is read.
2-0	B_OFFSET		Byte Offset Since ECC is checked on 64 bit data, when checking main memory or OTP, the address captured is aligned to a 64-bit boundary with address bits[2:0] equal to 0. When reading from the ECC bytes, these bits will indicate the failing address of the ECC location associated with the failure. When reading an ECC byte, the ECC is checked against the 64 data bits they protect.

### 5.7.6 Flash Correctable Error Position Register (FCOR\_ERR\_POS)


This register applies to the main flash banks. For the equivalent register which applies to the EEPROM Emulation flash bank (bank 7), see [Section 5.7.40](#).

**Note:** The bit error position is only detected during reads of the OTP, the mirrored flash image or the ECC bytes. Single bit errors corrected during reads of the main memory will only capture the failing address, but not the bit position. The bit position is captured during errors when either EOFEN or EZFEN enable bit is set. During error profiling mode when only EPEN is set, the bit position is not captured if a correctable error is detected. This register is frozen while either the ERR\_ZERO\_FLG or the ERR\_ONE\_FLG bit is set in the FEDACSTATUS register.

During emulation mode, this address is frozen even when read. By setting the SUSP\_IGNR bit, this register can be un-frozen in emulation mode.

This register is not changed with the reset signal and contains unknown data at powerup.

**Figure 5-8. Flash Correctable Error Position Register (FCOR\_ERR\_POS) (offset = FFF8 7018h)**



LEGEND: R = Read only; -n = value after reset; -u = unchanged value on internal reset, cleared on power up

**Table 5-14. Flash Correctable Error Position Register (FCOR\_ERR\_POS) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Read returns 0. Writes have no effect.
9	BUS2	0 1	Bus 2 Error The error was in the main flash The error was from an OTP read
8	TYPE	0 1	ErrorType The error was one of the 64 data bits The error was one of the 8 check bits
7-0	ERR_POS		The bit address of the single bit error

### 5.7.7 Flash Error Detection and Correction Status Register (FEDACSTATUS)

This register applies to the main flash banks. For the equivalent register which applies to the EEPROM Emulation flash bank (bank 7), see [Section 5.7.41](#).

All these error status bits can be cleared by writing a one to the bit. Writing a zero has no effect.

The correctable errors in bits 2:0, and FSM bits 24, 25 must be cleared before the end of their error event service routine or else the error event will re-issue.

**Figure 5-9. Flash Error Detection and Correction Status Register (FEDACSTATUS)  
(offset = FFF8 701Ch)**

31	Reserved								26	25	24
	R-0								R-0	RCP-u	
23	22	21	20	19	18	17	16				
	Reserved				COMB2_MAL_G	ECC_B2_MAL_ERR	B2_UNC_ERR	B2_COR_ERR			
	R-0 RCP-u RCP-u RCP-u RCP-u RCP-u RCP-u										
15		13	12	11	10	9	8				
	Reserved D_UNC_ERR ADD_TAG_ERR			ADD_PAR_ERR		Reserved	B1_UNC_ERR				
	R-0 RCP-u RCP-u RCP-u RCP-u R-0 RCP-u										
7	6	5	4	3	2	1	0				
	Reserved D_CORR_ERR ERR_ONE_FLG ERR_ZERO_FLG ERR_PRF_FLG										
	R-0 RCP-u RCP-u RCP-u RCP-u RCP-u										

LEGEND: R = Read only; RCP=Read and Clear in Privilege Mode; -n = value after reset; -u = unchanged value on internal reset, cleared on power up

**Table 5-15. Flash Error Detection and Correction Status Register (FEDACSTATUS)  
Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Read returns 0. Writes have no effect.
25	Reserved		This bit is reserved for factory test
24	FSM_DONE		Flash State Machine Done  This bit is set to 1 when the flash state machine completes a program or erase operation. This bit will generate an interrupt on VIM channel 61 if the FSM_EVT_EN bit of the FSM_ST_MACHINE register is set. This bit must be cleared by writing a 1 to it in the interrupt routine to clear the interrupt request.
23-20	Reserved	0	Read returns 0. Writes have no effect.
19	COMB2_MAL_G	0 1	Bus 2 Compare Malfunction Flag.  Compare Malfunction detected on the Bus2 SECDED in diagnostic mode 4 or not in diagnostic mode  Compare Malfunction not detected on the Bus2 SECDED or entered diagnostic mode 4  This bit becomes one when entering diagnostic mode 4, with DIAG_ECC_SEL field set to 0 or 1, and will be cleared if diagnostic mode 4 triggers an error. This bit will reset to zero and will be zero outside of diagnostic mode 4. Writing a one will set this bit to 1 only in diagnostic mode 4 otherwise writes have no effect.
18	ECC_B2_MAL_ERR	0 1	Bus 2 ECC Malfunction Error Flag  SECDED malfunction not detected on Bus2  SECDED malfunction detected on Bus2  ECC_MAL_ERR bit is set if Bus2 data is not corrected and a single bit error is seen or data is corrected and a single bit error is not seen.

**Table 5-15. Flash Error Detection and Correction Status Register (FEDACSTATUS)  
Field Descriptions (continued)**

Bit	Field	Value	Description
17	B2_UNC_ERR	0	Bus 2 uncorrectable error No bus 2 uncorrectable errors were detected
		1	A bus 2 uncorrectable error was detected Two or more bits in the data, or ECC field; or a single bit error in the address field have been found in error. Address bit errors are considered an uncorrectable error. The FUNC_ERR_ADD register should contain the Bus2 error location. This error will generate an ESM group 3 channel 7 event.
16	B2_COR_ERR	0	Bus 2 Correctable Error No bus2 correctable error was detected
		1	A bus 2 correctable error was detected One bit in the data, or ECC field has been found in error. Either the ERR_ONE_FLAG or ERR_ZERO_FLAG should be set in this register along with this bit. The FCOR_ERR_ADD register should contain the error address, and the FCOR_ERR_POS register should contain the failing bit position. This error will generate an ESM group 1 channel 6 event.
15-13	Reserved	0	Read returns 0. Writes have no effect.
12	D_UNC_ERR		Diagnostic Uncorrectable Error This bit sets when diagnostic mode 1 discovers a multi-bit error using he ECC. This means two or more bits in the data, address or ECC field have been found in error. The ECC is capable of correcting a single bit error and this would show up in bit 3 D_COR_ERR. The ECC can always detect two bit errors. Three or more bit errors may escape detection with the ECC. This bit also may set during other uncorrectable errors and during the diagnostic mode like address tag errors and ECC malfunctions.
11	ADD_TAG_ERR	0	Address Tag Register Error Flag Address Tag Register Error not detected
		1	Address Tag Register Error detected. This bit is set if the primary address tag has a hit but the duplicate address tag does not match the primary address tag. This bit is functional only when pipeline mode is enabled. This error will create an ESM group 3 channel 7 event.
10	ADD_PAR_ERR	0	Address Parity Error Flag No address parity error was detected.
		1	A parity error was detected on the incoming address bus. The full 32 bit address will be stored in FUNC_ERR_ADD register. This error will create an ESM group 2 channel 4 event.
9	Reserved	0	Read returns 0. Writes have no effect.
8	B1_UNC_ERR	0	Bus 1 Uncorrectable Error Flag No Bus 1 uncorrectable errors were detected
		1	A bus 1 uncorrectable error was detected Two or more bits in the data, or ECC field; or a single bit error in the address field have been found in error. Address bit errors are considered an uncorrectable error. The FUNC_ERR_ADD register will contain the Bus1 error location. This error will generate an ESM group 3 channel 7 event.
7-4	Reserved	0	Read returns 0. Writes have no effect.
3	D_CORR_ERR		Diagnostic Correctable Error Status Flag his bit sets when diagnostic mode 1 discovers a single bit error using he ECC. and the
2	ERR_ONE_FLG	0	Error on One Fail Status Flag No correctable error where a one read as a zero on bus 2
		1	A correctable error occurred on bus 2 where a one read as a zero This bit is set if the EOFEN (Error on One Fail Enable) bit is set then, and one bit in the data, or ECC field which should have been read as a one, read as a zero. During the read the bit is corrected to a one. The FCOR_ERR_ADD register will contain the bus 2 error address, and the FCOR_ERR_POS register will contain the failing bit position. This error will generate an ESM group 1 channel 6 event. When this bit is set, the B2_CORR_ERR bit will also be set. This error will generate an ESM group 1 channel 6 event.

**Table 5-15. Flash Error Detection and Correction Status Register (FEDACSTATUS)  
Field Descriptions (continued)**

Bit	Field	Value	Description
1	ERR_ZERO_FLG	0 1	Error on Zero Fail Status Flag  No correctable errors on bus1 nor any correctable errors on bus 2 where a zero was read as a one  A correctable error occurred on bus 1, or a correctable error occurred on bus 2 where a zero was read as a one  This bit is set if the EZFEN (Error on Zero Fail Enable) bit is set and a correctable error is detected on bus 2 where a zero is read as a one and corrected to be a zero, or if either the EZFEN or the EOFEN bits are set and any single bit error is detected and corrected on bus 1. The FCOR_ERR_ADD register will contain the error address. If the error was on bus 2, then the B2_COR_ERR bit will also be set and the FCOR_ERR_POS register will contain the failing bit position. The FCOR_ERR_POS register will not indicate the failing bit position for a bus 1 error. This error will generate an ESM group 1 channel 6 event.
0	ERR_PRF_FLG	0 1	Error Profiling Status Flag  Error profiling is not enabled, or the number of correctable errors has not reached the threshold programmed into the SEC_THRESHOLD register  Error profiling is enabled and the number of correctable errors has reached the threshold programmed into the SEC_THRESHOLD register


### 5.7.8 Flash Un-Correctable Error Address Register (FUNC\_ERR\_ADD)

This register applies to ECC event detection for the main flash banks. For the equivalent register which applies to the EEPROM Emulation flash bank (bank 7), see [Section 5.7.42](#).

During emulation mode, this address is frozen even when read. By setting the SUSP\_IGNR bit, (see [Table 5-10](#)) this register can be un-frozen in emulation mode.

This register is not changed with the reset signal and contains unknown data at powerup.

**Figure 5-10. Flash Un-Correctable Error Address Register (FUNC\_ERR\_ADD) (offset = FFF8 7020h)**



LEGEND: R = Read only; -n = value after reset; -u = unchanged value on internal reset, cleared on power up

**Table 5-16. Flash Un-Correctable Error Address Register (FUNC\_ERR\_ADD) Field Descriptions**

Bit	Field	Value	Description
31-3	UNC_ERR_ADD		Un-correctable Error Address  UNC_ERR_ADD records the CPU logical address of which an un-correctable error is detected by the ECC logic in the CPU. The UNC_ERR_ADD also captures the error address when a address bus parity mismatch is detected. This error address is frozen from begin updated until it is read by the CPU. Additional error are blocked until this register is read.  This register captures the full 32 bit incoming address when there is a bus parity error. It only captures address of 22:3 for multiple bit ECC errors. Address parity errors take priority over other errors that happen in the same cycle.
2-0	B_OFF		Byte offset  Since ECC is checked on 64 bit data, when checking main memory or OTP, the address captured is aligned to a 64-bit boundary with address bits[2:0] equal to 0. When reading from the ECC bytes, these bits will indicate the failing address of the ECC location associated with the failure. When reading an ECC byte, the ECC is checked against the 64 data bits they protect.

### 5.7.9 Flash Error Detection and Correction Sector Disable Register (FEDACSDIS)

This register is used to disable the SECDED function for one or two sectors from the EEPROM Emulation flash (bank 7). An additional two sectors can have SECDED disabled by the use of the FEDACSDIS2 register (see [Section 5.7.32](#)).

**Figure 5-11. Flash Error Detection and Correction Sector Disable Register (FEDACSDIS)  
(offset = FFF8 7024h)**

31	29	28	27	24	23	21	20	19	16
BankID1_Inverse	Rsvd	SectorID1_inverse			BankID1	Rsvd	SectorID1		
R/WP-0	R-0	R/WP-0			R/WP-0	R-0	R/WP-0		
15	13	12	11	8	7	5	4	3	0
BankID0_Inverse	Rsvd	SectorID0_inverse			BankID0	Rsvd	SectorID0		
R/WP-0	R-0	R/WP-0			R/WP-0	R-0	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-17. Flash Error Detection and Correction Sector Disable Register (FEDACSDIS)  
Field Descriptions**

Bit	Field	Value	Description
31-29	BankID1_Inverse	000 other	The bank ID inverse bits are used with the bank ID bits to select the bank for which a sector is disabled. The only bank that supports sector disable is bank 7.  If BankID1 = 111, and BankID1_inverse = 000 then if a valid sector is selected by SectorID1 and SectorID1_inverse that sector will have ECC checking disabled  No sector is disabled by disable ID 1
28	Reserved	0	Read returns 0. Writes have no effect.
27-24	SectorID1_inverse		The sector ID inverse bits are used with the sector ID bits to determine which sector is disabled. If the sector ID bits are not pointing to a valid sector (0-3) or the sector ID inverse bits are not an inverse of the sector ID bits, then no sector is disabled by disable ID 1
23-21	BankID1	111 other	The bank ID bits are used with the bank ID inverse bits to select the bank for which a sector is disabled. The only bank that supports sector disable is bank 7.  If BankID1 = 111, and BankID1_inverse = 000 then if a valid sector is selected by SectorID1 and SectorID1_inverse that sector will have ECC checking disabled  No sector is disabled by disable ID 1
20	Reserved	0	Read returns 0. Writes have no effect.
19-16	SectorID1		The sector ID bits are used with the sector ID inverse bits to determine which sector is disabled. If the sector ID bits are not pointing to a valid sector (0-3) or the sector ID inverse bits are not an inverse of the sector ID bits, then no sector is disabled by disable ID 1
15-13	BankID0_Inverse	000 other	The bank ID inverse bits are used with the bank ID bits to select the bank for which a sector is disabled. The only bank that supports sector disable is bank 7.  If BankID0 = 111, and BankID0_inverse = 000 then if a valid sector is selected by SectorID0 and SectorID0_inverse that sector will have ECC checking disabled  No sector is disabled by disable ID 0
12	Reserved	0	Read returns 0. Writes have no effect.
11-8	SectorID0_inverse		The sector ID inverse bits are used with the sector ID bits to determine which sector is disabled. If the sector ID bits are not pointing to a valid sector (0-3) or the sector ID inverse bits are not an inverse of the sector ID bits, then no sector is disabled by disable ID 0
7-5	BankID0	111 other	The bank ID bits are used with the bank ID inverse bits to select the bank for which a sector is disabled. The only bank that supports sector disable is bank 7.  If BankID0 = 111, and BankID0_inverse = 000 then if a valid sector is selected by SectorID0 and SectorID0_inverse that sector will have ECC checking disabled  No sector is disabled by disable ID 0
4	Reserved	0	Read returns 0. Writes have no effect.
3-0	SectorID0		The sector ID bits are used with the sector ID inverse bits to determine which sector is disabled. If the sector ID bits are not pointing to a valid sector (0-3) or the sector ID inverse bits are not an inverse of the sector ID bits, then no sector is disabled by disable ID 0

### 5.7.10 Primary Address Tag Register (FPRIM\_ADD\_TAG)

This register is used to test the pipeline address tag registers (see [Section 5.6.2.5](#)).

**Figure 5-12. Primary Address Tag Register (FPRIM\_ADD\_TAG) (offset = FFF8 7028h)**

31	PRIM_ADD_TAG[31:16]		16
	R/WP-0		
15	PRIM_ADD_TAG[15:4]		4 3 2 1 0
	R/WP-0		
LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode;; -n = value after reset;			R-0

**Table 5-18. Primary Address Tag Register (FPRIM\_ADD)\_TAG Field Descriptions**

Bit	Field	Value	Description
31-4	PRIM_ADD_TAG		Primary Address Tag Register The primary address tag register selected via DIAG_BUF_SEL bits in FDIAGCTRL register is memory mapped here. (see <a href="#">Section 5.7.27</a> ) This register can only be written in privileged mode when diagnostic mode is enabled with DIAG_EN_KEY=0101 and DIAG_MODE is "101". This register will not update with new flash data if DIAG_EN_KEY is not equal to "0101" or DIAG_MODE is "000" or "111". Valid reads can occur in any mode. The register will clear when an address tag error is found and when leaving DIAG_MODE 5.
3-0		0	

### 5.7.11 Duplicate Address Tag Register (FDUP\_ADD\_TAG)

This register is used to test the pipeline address tag registers (see [Section 5.6.2.5](#)).

**Figure 5-13. Duplicate Address Tag Register (FDUP\_ADD\_TAG) (offset = FFF8 702Ch)**

31	DUP_ADD_TAG[31:16]		16
	R/WP-0		
15	DUP_ADD_TAG[15:4]		4 3 2 1 0
	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode;; -n = value after reset;

**Table 5-19. Duplicate Address Tag Register (FDUP\_ADD)\_TAG Field Descriptions**

Bit	Field	Value	Description
31-4	DUP_ADD_TAG		Primary Address Tag Register The duplicate address tag register selected via DIAG_BUF_SEL bits in FDIAGCTRL register is memory mapped here. (see <a href="#">Section 5.7.27</a> ) This register can only be written in privileged mode when diagnostic mode is enabled with DIAG_EN_KEY=0101 and DIAG_MODE is "101". This register will not update with new flash data if DIAG_EN_KEY is not equal to "0101" or DIAG_MODE is "000" or "111". Valid reads can occur in any mode. The register will clear when an address tag error is found and when leaving DIAG_MODE 5.
3-0		0	

### 5.7.12 Flash Bank Protection Register (FBPROT)

**Figure 5-14. Flash Bank Protection Register (FBPROT) (offset = FFF8 7030h)**

31	Reserved	R-0	16
15	Reserved	1	0

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-20. Flash Bank Protection Register (FBPROT) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	PROTL1DIS		PROTL1DIS: Level 1 Protection Disabled Level 1 Protection Disable bit. Setting this bit disables protection from writing to the OTPPROTDIS bits as well as the Sector Enable registers FBSE for all banks. Clearing this bit enables protection and disables write access to the OTPPROTDIS register bits and FBSE register. 0 Level 1 protection is disabled. 1 Level 1 protection is enabled.

### 5.7.13 Flash Bank Sector Enable Register (FBSE)

FBSE provides one enable bit per sector for up to 16 sectors per bank. Each bank in the Flash module has one FBSE register. The bank is selected via the BANK[2:0] bits of the FMAC register (see [Section 5.7.20](#)). As only one bank at a time can be selected by FMAC, only the register for the bank selected appears at this address.

**Figure 5-15. Flash Bank Sector Enable Register (FBSE) (offset = FFF8 7034h)**

31	Reserved	R-0	16
15	BSE	0	0


LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-21. Flash Bank Sector Enable Register (FBSE) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BSE		Bank Sector Enable Each bit corresponds to a flash sector in the bank specified by the FMAC register. Bit 0 corresponds to sector 0, bit 1 corresponds to sector 1, etc. These bits can be set only when PROTL1DIS = 1 and in privilege mode. 0 The corresponding numbered sector is disabled for program or erase access. 1 The corresponding numbered sector is enabled for program or erase access.

### **5.7.14 Flash Bank Busy Register (FBBUSY)**

**Figure 5-16. Flash Bank Busy Register (FBBUSY) (offset = FFF8 7038h)**



LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-22. Flash Bank Busy Register (FBBUSY) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	BUSY	0	Bank Busy Each bit corresponds to a Flash bank.  0 The corresponding bank is not busy 1 The corresponding bank is not busy with a state machine or bus 2 operation, or the bank is not implemented

### 5.7.15 Flash Bank Access Control Register (FBAC)

**Figure 5-17. Flash Bank Access Control Register (FBAC) (offset = FFF8 703Ch)**

31	24 23	16
Reserved		OTPPROTDIS
R-0		R/WP-0
15	8 7	0
BAGP		VREADST
R/WP-0		R/WP-Fh

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-23. Flash Bank Access Control Register (FBAC) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Read returns 0. Writes have no effect.
23-16	OTPPROTDIS	0 1	OTP Sector Protection Disable. Each bit corresponds to a Flash bank. This bit can be set only when PROTL1DIS = 1 and in privilege mode. 0 Programming of the OTP sector is disabled. 1 Programming of the OTP sector is enabled.
15-8	BAGP		Bank Active Grace Period. These bits contain the starting count value for the BAGP down counter. Any access to a given bank causes its BAGP counter to reload the BAGP value for that bank. After the last access to this Flash bank, the down counter delays from 0 to 255 prescaled HCLK clock cycles before putting the bank into one of the fallback power modes as determined by the FBFAULTBACK register. This value must be greater than 1 when the fallback mode is not ACTIVE. <b>Note:</b> The prescaled clock used for the BAGP down counter is a clock divided by 16 from HCLK.
7-0	VREADST		VREAD Setup. VREAD is generated by the Flash pump and used for Flash read operation. The bank power up sequencing starts VREADST HCLK cycles after VREAD power supply becomes stable. <b>Note:</b> There is not a programmable Bank Sleep counter and Standby counter register. The number of clock cycles to transition from sleep to standby and standby to active is hardcoded in the Flash wrapper design.

### 5.7.16 Flash Bank Fallback Power Register (FBFALLBACK)

**Figure 5-18. Flash Bank Fallback Power Register (FBFALLBACK) (offset = FFF8 7040h)**

31															16
	Reserved														
	R-0505h														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BANKPWR7												BANKPWR1	BANKPWR0		
R/WP-3h												R/WP-3h	R/WP-3h		

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-24. Flash Bank Fallback Power Register (FBFALLBACK) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0505h	Do not write to the register
15-14	BANKPWR7	0 1h 2h 3h	Bank 3 Fallback Power Mode Bank sleep mode Bank standby mode Reserved Bank active mode
13-4	Reserved	1	
3-2	BANKPWR1		Bank 1 Fallback Power Mode - See BANKPWR7[1:0] for details.
1-0	BANKPWR0		Bank 0 Fallback Power Mode - See BANKPWR7[1:0] for details.

### 5.7.17 Flash Bank/Pump Ready Register (FBPRDY)

**Figure 5-19. Flash Bank/Pump Ready Register (FBPRDY) (offset = FFF8 7044h)**

31	Reserved	24	23	16
R-0				BANKBUSY[7:0]
R-1 (Unimplemented banks) or R-0 (Implemented banks)				
15	14	8	7	0
PUMP RDY	Reserved	BANKRDY[7:0]		R-1
R-1		R-0		R-1

LEGEND: R = Read only; -n = value after reset

**Table 5-25. Flash Pump Access Control Register 1 (FPAC1) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Read returns 0. Writes have no effect.
23-16	BANKBUSY[7:0]	0 1	Bank busy bits (one bit for each bank) The bank is not busy. The bank is busy, not ready or this bank is not implemented <b>Note:</b> A bank is considered busy if it is being accessed by the TCM, Bus2 or the flash state machine
15	PUMPRDY	0 1	Flash pump ready flag Pump is not ready (Code must be executing from somewhere other than internal flash) Pump is ready for flash accesses
14-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	BANKRDY[7:0]	0 1	Bank ready bits (one bit for each bank) Flash bank is in the sleep or standby state Flash bank is in the active state, or the bank is not implemented

### 5.7.18 Flash Pump Access Control Register 1 (FPAC1)

**Figure 5-20. Flash Pump Access Control Register 1 (FPAC1) (offset = FFF8 7048h)**

31	27	26	16
Reserved		PSLEEP	
	R-0		R/WP-64h
15			1      0
	Reserved		PUMPPWR
			R/WP-1

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-26. Flash Pump Access Control Register 1 (FPAC1) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Read returns 0. Writes have no effect.
26-16	PSLEEP		Pump Sleep. These bits contain the starting count value for the charge pump sleep down counter. While the charge pump is in sleep mode, the power mode management logic holds the charge pump sleep counter at this value. When the charge pump exits sleep power mode, the down counter delays from 0 to PSLEEP pump sleep down clock cycles before putting the charge pump into active power mode. <b>Note:</b> Pump sleep down counter clock is a divide by 2 input of HCLK. That is, there are 2*HCLK cycles for every PSLEEP counter cycle.
15-1	Reserved	0	Read returns 0. Writes have no effect.
0	PUMPPWR	0	Flash Charge Pump Fallback Power Mode
		1	Sleep (all pump circuits disabled)
		1	Active (all pump circuits active)

### 5.7.19 Flash Pump Access Control Register 2 (FPAC2)

**Figure 5-21. Flash Pump Access Control Register 2 (FPAC2) (offset = FFF8 704Ch)**

31	Reserved	16
	R-0	
15	PAGP	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-27. Flash Pump Access Control Register 2 (FPAC2) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	PAGP		<p>Pump Active Grace Period</p> <p>This register contains the starting count value for the PAGP mode down counter. Any access to flash memory causes the counter to reload with the PAGP value. After the last access to flash memory, the down counter delays from 0 to 65535 prescaled HCLK clock cycles before entering one of the charge pump fallback power modes as determined by PUMPPWR in the FPAC1 register.</p> <p><b>Note:</b> The PAGP down counter is clocked by the same prescaled clock as the BAGP down counter which is a divide by 16 of HCLK.</p>

### 5.7.20 Flash Module Access Control Register (FMAC)

**Figure 5-22. Flash Module Access Control Register (FMAC) [offset = FFF8 7050h]**

31	Reserved	16
	R-0	
15	Reserved	3 2 0
	R-0	BANK
		R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-28. Flash Module Access Control Register (FMAC) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
2-0	BANK		<p>Bank Enable.</p> <p>These bits select which bank is enabled for operations such as local register access, OTP sector access, and program/erase commands. These bits select only one bank at a time from up to eight banks depending on the specific device being used. For example, a "000" selects bank 0; "011" selects Bank 3.</p> <p><b>Note:</b> BANK[2:0] can identify up to 8 flash banks. If BANK[2:0] is selected for an un-implemented bank then the BANK[2:0] will set itself to the number of an implemented bank. To determine if a bank is implemented, write the bank number to BANK[2:0] and read back the value to see if what was written can be read back.</p>

### 5.7.21 Flash Module Status Register (FMSTAT)

**Figure 5-23. Flash Module Status Register (FMSTAT) (offset = FFF8 7054h)**

31	Reserved								24
	R-0								
23	Reserved								16
	R-0								
15	14	13	12	11	10	9	8		
Reserved	ILA	Reserved	PGV	Reserved	EV	Reserved	BUSY		
R-0	R-0	R-0	.R-0	R-0	R-0	R-0	R-0		
7	6	5	4	3	2	1	0		
ERS	PGM	INV-DAT	CSTAT	VOLTSTAT	ESUSP	PSUSP	SLOCK		
R-0	R-0	R-0	.R-0	R-0	R-0	R-0	R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 5-29. Flash Module Status Register (FMSTAT) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Read returns 0. Writes have no effect.
14	ILA		Illegal Address When set, indicates that an illegal address is detected. Three conditions can set illegal address flag. 1. Writing to a hole (un-implemented logical address space) within a flash bank. 2. Writing to an address location to an un-implemented flash space. 3. Input address for write is decoded to select a different bank from the bank ID register. 4. The address range does not match the type of FSM command. For example, the erase_sector and erase OTP commands must match the address regions. 5. TI-OTP address selected but CMD_EN in FSM_ST_MACHINE is not set.
13	Reserved		Read returns 0. Writes have no effect.
12	PGV		Program Verify When set, indicates that a word is not successfully programmed after the maximum allowed number of program pulses are given for program operation.
11	Reserved		Read returns 0. Writes have no effect.
10	EV		Erase Verify When set, indicates that a sector is not successfully erased after the maximum allowed number of erase pulses are given for erase operation. During Erase verify command, this flag is set immediately if a bit is found to be 0.
9	Reserved		Read returns 0. Writes have no effect.
8	BUSY		When set, this bit indicates that a program, erase, or suspend operation is being processed.
7	ERS		Erase Active When set, this bit indicates that the flash module is actively performing an erase operation. This bit is set when erasing starts and is cleared when erasing is complete. It is also cleared when the erase is suspended and set when the erase resumes.
6	PGM		Program Active When set, this bit indicates that the flash module is currently performing a program operation. This bit is set when programming starts and is cleared when programming is complete. It is also cleared when programming is suspended and set when programming resumes.
5	INVDAT		Invalid Data When set, this bit indicates that the user attempted to program a "1" where a "0" was already present. This bit is cleared by the Clear Status command.
4	CSTAT		Command Status Once the FSM starts any failure will set this bit. When set, this bit informs the host that the program, erase, or validate sector command failed and the command was stopped. This bit is cleared by the Clear Status command. For some errors, this will be the only indication of an FSM error because the cause does not fall within the other error bit types.

**Table 5-29. Flash Module Status Register (FMSTAT) Field Descriptions (continued)**

Bit	Field	Value	Description
3	VOLTSTAT		Core Voltage Status When set, this bit indicates that the core voltage generator of the pump power supply dipped below the lower limit allowable during a program or erase operation. This bit is cleared by the Clear Status command.
2	ESUSP		Erase Suspended When set, this bit indicates that the flash module has received and processed an erase suspend operation. This bit remains set until the erase resume command has been issued or until the Clear_More command is run.
1	PSUSP		Program Suspended When set, this bit indicates that the flash module has received and processed a program suspend operation. This bit remains set until the program resume command has been issued or until the Clear_More command is run.
0	SLOCK		Sector Lock Status When set, this bit indicates that the operation was halted because the target sector was locked for erasing and programming either by the sector protect bit or by OTP write protection disable bits. (Bits BSE in FBSE register or OTPPROTDIS in register FBAC). This bit is cleared by the Clear Status command. No SLOCK FSM error will occur if all sectors in a bank erase operation are set to 1. All the sectors will be checked but no SLOCK will be set if no operation occurs due to the SECT_ERASED bits being set to all ones. A SLOCK error will occur if attempting to do a sector erase with either BSE is cleared or SECT_ERASED is set

### 5.7.22 EEPROM Emulation Data MSW Register (FEMU\_DMSW)

**Figure 5-24. EEPROM Emulation Data MSW Register (FEMU\_DMSW) (offset = FFF8 7058h)**

31	0
EMU_DMSW[63:32]	
R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in Privilege mode; -n = value after reset

**Table 5-30. EEPROM Emulation Data MSW Register (FEMU\_DMSW) Field Descriptions**

Bit	Field	Value	Description
31-0	EMU_DMSW		EEPROM Emulation Most Significant Data Word This register is also used in the diagnostic modes 1 and 2. In these modes, this register supplies the upper data for checking the SECDED.

### 5.7.23 EEPROM Emulation Data LSW Register (FEMU\_DLSW)

**Figure 5-25. EEPROM Emulation Data LSW Register (FEMU\_DLSW) (offset = FFF8 705Ch)**

31	0
EMU_DLSW[31:0]	
R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in Privilege mode; -n = value after reset

**Table 5-31. EEPROM Emulation Data LSW Register (FEMU\_DLSW) Field Descriptions**

Bit	Field	Value	Description
31-0	EMU_DLSW		EEPROM Emulation Least Significant Data Word This register contains the lower 32 bits of the 64-bit EEPROM emulation data word. When this register is written, the corresponding ECC word is updated in FEMU_ECC register. This register is also used in the diagnostic modes 1 and 2. In these modes, this register supplies the lower data for checking the SECDED.

### 5.7.24 EEPROM Emulation ECC Register (FEMU\_ECC)

**Figure 5-26. EEPROM Emulation ECC Register (FEMU\_ECC) (offset = FFF8 7060h)**

31	Reserved		16
R-0			
15	8	7	0
Reserved		EMU_ECC[7:0]	
R/WP-3h <sup>(1)</sup>			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in Privilege mode; -n = value after reset

<sup>(1)</sup> See text

**Table 5-32. EEPROM Emulation ECC Register (FEMU\_ECC) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	EMU_ECC[7:0]		<p>This register can be written by the CPU in any mode.</p> <p>When either FEMU_DMSW or FEMU_DLSW register is written, the flash wrapper will return the correct ECC value to this register. The FEMU_ADDR register is also used in the calculation when address is a part of the ECC calculation and the address must be written before the last FEMU_DxSW value.</p> <p>This register is also used in the diagnostic modes 1 and 2. In these modes, this register supplies the ECC data for checking the SECDED. In mode 1, this register is filled with the desired ECC and after the DIAG_TRIG is set this register is set to the ECC value returned from the SECDED selected by DIAG_ECC_SEL. DIAG_EN_KEY and DIAG_TRIG must be set to fill this register in the diagnostic modes. Writes to FEMU_DxSW will not affect this register in diagnostic modes 1 or 2.</p> <p>In mode 2, this register is filled with the desired ECC and after the DIAG_TRIG is set this register is set to the syndrome value returned from the SECDED selected by DIAG_ECC_SEL.</p> <p>This register is only available when the module is configured to use the ECC logic. Otherwise it is a reserved register.</p>

### 5.7.25 Flash Lock Register (FLOCK)

**Figure 5-27. Flash Lock Register (FLOCK) (offset = FFF8 7064h)**

31	16	15	0
Reserved		ENCOM[15:0]	
R-0			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in Privilege mode; -n = value after reset

**Table 5-33. Flash Lock Register (FLOCK) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	ENCOM[15:0]	0xAA55 All other values	<p>Enable writes to FEDACCTRL1 register see <a href="#">Section 5.7.2</a></p> <p>Writes to FEDACCTRL1 are ignored</p> <p>It is recommended to leave this register as 0x55AA when not writing to the FEDACCTRL1 register.</p>

### 5.7.26 EEPROM Emulation Address Register (FEMU\_ADDR)

**Figure 5-28. EEPROM Emulation Address Register (FEMU\_ADDR) (offset = FFF8 7068h)**


Reserved

EMU\_ADDR[21:16]

R-0

R/WP-0

15

3

2

1

0

EMU\_ADDR[15:3]

Reserved

R/WP-0

R-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in Privilege mode; -n = value after reset

**Table 5-34. EEPROM Emulation Address Register (FEMU\_ADDR) Field Descriptions**

Bit	Field	Value	Description
31-22	Reserved	0	Reserved; writes have no affect. It is not necessary to mask these upper ten bits when writing the address of bank 7 locations (0xF002xxxx), however these bits are not used in calculating the ECC value and will read back as zero.
21-3	EMU_ADDR		EEPROM Emulation Address This register contains the upper 19 bits of the 83-bit data used to calculate the ECC. When this register is written, the corresponding ECC word is updated in FEMU_ECC register. This register is also used in the diagnostic modes 1 and 2. In these modes, this register supplies the address bits 21:3 for checking the SECDED.
2-0	Reserved	0	Reserved; writes have no affect. The lower three bits of the CPU address are not used in the ECC calculation to align the data on a 64-bit boundary. These bits will read back as zero.

### 5.7.27 Diagnostic Control Register (FDIAGCTRL)

Set the DIAG\_MODE and the DIAG\_EN\_KEY first before setting up the other registers to block the other registers from causing a false error. The final write should set the DIAG\_TRIG register to activate the test. Running out of ram will prevent problems with the diagnostic test corrupting the flash access in some of the modes.

This register is present only when SIL3\_config = 1, otherwise, this is an unimplemented location. Reads will return zeros; writes do nothing but no address error will be generated.

**Figure 5-29. Diagnostic Control Register (FDIAGCTRL) (offset = FFF8 706Ch)**

31	25	24	23	20	19	16
Reserved	DIAG_TRIG			Reserved	DIAG_EN_KEY[3:0]	
R-0	R/WP-0			R-0	R/WP-Ah	
15	14	12	11	10	9	8
Rsvd	DIAG_ECC_SEL	Reserved	DIAG_BUF_SEL	Reserved	DIAGMODE[2:0]	
R-0	R/WP-0	R-0	R/WP-0	R-0	R/WP-0	
7				3	2	0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in Privilege mode; -n = value after reset

**Table 5-35. Diagnostic Control Register (FDIAGCTRL) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reserved
24	DIAG_TRIG		<p>Diagnostic Trigger</p> <p>Diagnostic trigger is the final qualifier for the diagnostic result. After setting all the other diagnostic register values, the DIAG_TRIG is set to 1. This will activate the diagnostic logic for one access and then automatically clear the DIAG_TRIG value. DIAG_EN_KEY and DIAG_MODE must be set at least one cycle before setting DIAG_TRIGGER.</p> <p>This bit always reads as zero.</p>
23-20	Reserved	0	Reserved
19-16	DIAG_EN_KEY[3:0]	0101 Others	<p>Diagnostic Enable Key</p> <p>Diagnostic mode enabled</p> <p>Diagnostic mode disabled</p>
15	Reserved	0	Reserved
14-12	DIAG_ECC_SEL	000 001 010 011 100 101 11x	<p>Diagnostic SECDED Select</p> <p>Select SECDED0 for diagnostic testing</p> <p>Select SECDED1 for diagnostic testing</p> <p>Select SECDED2 for diagnostic testing (256 bit wide words only)</p> <p>Select SECDED3 for diagnostic testing (256 bit wide words only)</p> <p>Select BUS2 SECDED for diagnostic testing</p> <p>Select FEE SECDED for diagnostic testing (Same ECC logic as BUS2 but sets FEE registers)</p> <p>Reserved</p>
11-10	Reserved	0	Reserved

**Table 5-35. Diagnostic Control Register (FDIAGCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description															
9-8	DIAG_BUF_SEL	0	<p>Diagnostic Buffer Select</p> <p>The DIAG_BUF_SEL selects the Instruction or Data buffer to read or write when accessing the FPRIM_ADD_TAG and FDUP_ADD_TAG registers. The address tags consists of matching primary and duplicate address tag registers. All the primary address tag registers are memory mapped to a common address (see <a href="#">Section 5.7.10</a> ) and are selected by DIAG_BUF_SEL. The same occurs for the duplicate address. (see <a href="#">Section 5.7.11</a> ). Bit 0 selects a data buffer if high and an instruction buffer if low. Bits 1 indicate the buffer number.</p> <p><b>DIAG_BUF_SEL ENCODING:</b></p> <table border="1"> <thead> <tr> <th>Buffer Number Bits 1</th> <th>Inst=0 Data=1 Bit0</th> <th>Buffer</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Instruction Buffer 0</td> </tr> <tr> <td>0</td> <td>1</td> <td>Data Buffer 0</td> </tr> <tr> <td>1</td> <td>0</td> <td>Instruction Buffer 1</td> </tr> <tr> <td>1</td> <td>1</td> <td>Data Buffer 1</td> </tr> </tbody> </table>	Buffer Number Bits 1	Inst=0 Data=1 Bit0	Buffer	0	0	Instruction Buffer 0	0	1	Data Buffer 0	1	0	Instruction Buffer 1	1	1	Data Buffer 1
Buffer Number Bits 1	Inst=0 Data=1 Bit0	Buffer																
0	0	Instruction Buffer 0																
0	1	Data Buffer 0																
1	0	Instruction Buffer 1																
1	1	Data Buffer 1																
7-4	Reserved	0	Reserved															
2-0	DIAGMODE[2:0]	000	Diagnostic Mode															
		001	Diagnostic mode disabled. This is the same as DIAG_EN_KEY[3:0] not equal to 0101.															
		010	Diagnostic ECC data correction mode (see <a href="#">Section 5.6.2.1</a> )															
		011	Diagnostic ECC syndrome reporting mode (see <a href="#">Section 5.6.2.2</a> )															
		100	ECC malfunction test mode 1 (Same Data mode) (see <a href="#">Section 5.6.2.3</a> )															
		101	ECC malfunction test mode 2 (Inverted Data mode) (see <a href="#">Section 5.6.2.4</a> )															
		110	Address tag register diagnostic mode (see <a href="#">Section 5.6.2.5</a> )															
		111	Reserved															
			ECC Data Correction Diagnostic (see <a href="#">Section 5.6.2.6</a> )															

### 5.7.28 Uncorrected Raw Data High Register (FRAW\_DATAH)

**Figure 5-30. Uncorrected Raw Data High Register (FRAW\_DATAH) (offset = FFF8 7070h)**

31	RAW_DATA[63:32]	0
	R/WP-u	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in Privilege mode; -n = value after reset; -u = Unchanged value on internal reset, cleared on power up

**Table 5-36. Uncorrected Raw Data High Register (FRAW\_DATAH) Field Descriptions**

Bit	Field	Value	Description
31-0	RAW_DATA [63:32]		<p>Uncorrected Raw Data</p> <p>This register contains the upper 32 bits of the 64-bit uncorrected raw data passed into the SECDEC. This register captures the uncorrected data passed when either an 'error on one fail' or an 'error on zero fail' or a multi-bit error is detected. The register is frozen until the respective error status flag in FEDACSTATUS is cleared by CPU. This register does not update if the error was found while using pipeline buffer data.</p> <p>An ECC malfunction error will not save the correct data into the FRAW_x registers but it will freeze the register from further updates.</p> <p>If both SECDEDs detect any one of the correctable errors at the same time then only the uncorrected data passed into SECDED0 is captured. The corresponding error address is also saved into FCOR_ERR_ADD register.</p> <p>This register is used in the pipeline buffer parity diagnostic mode (DIAG_MODE=6). This diagnostic mode checks the logic that compares the stored pipeline buffer parity against the stored pipeline buffer data. Diag mode 6 will replace the stored pipeline buffer data with FRAW_DATAH and FRAWDATAH. It will also replace the stored pipeline parity with FRAW_ECC. When the DIAG_TRIG is set it uses these replacement registers to exercise the compare logic to see if it functions correctly.</p> <p>This register is loaded with the current read data when the ECC Malfunction logic detects an error. This register will change during an ECCx_MAL_ERR error in diagnostic mode 3 or 4 but it will contain no useful information.</p> <p>This register can also be updated by the FMC, when not frozen, by other diagnostic modes that trigger an ECC error.</p> <hr/> <p><b>NOTE:</b> Raw Data and Raw ECC registers can be loaded with diagnostic values only in diagnostic modes 1 through 6 with DIAG_EN_KEY=0101. These modes must be set for at least one clock cycle before writing to any FRAW* register.</p>

### **5.7.29 Uncorrected Raw Data Low Register (FRAW\_DATA[31:0])**

**Figure 5-31. Uncorrected Raw Data Low Register (FRAW\_DATA[31:0]) [offset = FFF8 7074h]**

31	RAW_DATA[31:0]	0
R/WP-u		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in Privilege mode; -n = value after reset -u = Unchanged value on internal reset, cleared on power up

**Table 5-37. Uncorrected Raw Data Low Register (FRAW\_DATA[31:0]) Field Descriptions**

Bit	Field	Value	Description
31-0	RAW_DATA [31:0]		<p>Uncorrected Raw Data. Same as FRAW_DATAH but stores lower 32 bits.</p> <p>This register is used during the address tag diagnostic test, DIAG_MODE=5, to replace the address bus bits 22:2.</p> <p>During diagnostic mode 6, only this register is used and not the FRAW_DATAH register if the device is configured for a 32-bit data bus.</p>

### 5.7.30 Uncorrected Raw ECC Register (FRAW\_ECC)

**Figure 5-32. Uncorrected Raw ECC Register (FRAW\_ECC) (offset = FFF8 7078h)**

31	Reserved				16
R-0					
15	9	8	7	0	
Reserved		PIPE BUF	RAW_ECC[7:0]		
R-0		RC-0		R/W <u>D-u</u>	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in Privilege mode; C = Clear by writing a 1; -n = value after reset -u = Unchanged value on internal reset, cleared on power up

**Table 5-38. Uncorrected Raw ECC Register (FRAW\_ECC) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reserved
8	PIPE BUF		<p>Error came from pipeline buffer hit</p> <p>When this bit is a one, latest error came from a pipeline buffer hit and the FRAW_DATH, FRAW_DATL, and RAW_ECC fields will not contain information that matches the error address nor error status bits. This bit is cleared when the RAW_ECC field is updated with new valid information or by writing a one to this bit.</p>
7-0	RAW_ECC[7:0]		<p>Uncorrected Raw ECC</p> <p>This register contains the uncorrected ECC data passed into the SECDEC. This register captures the uncorrected data passed when either an error on one fail or error on zero fail is detected. The register is frozen until the respective error status flag is cleared by CPU. This register does not update if the error was found while using pipeline buffer data.</p> <p>In the event of a non-diagnostic ECC malfunction error event, the FRAW_x registers are frozen but will contain useless data. They will be unfrozen when the ECC_MAL_ERR flag bit is cleared..</p> <p>Secondly, this register is used in the pipeline buffer parity diagnostic mode (DIAG_MODE=6). Here it replaces the pipeline parity data with the FRAW_ECC value and the buffer data is replaced with the data in the FRAW_DATAH and FRAW_DATAL registers.</p> <p>Thirdly, this register is loaded with the current ECC data when the ECC Malfunction logic detects an error. The register changes during an ECCx_MAL_ERR error in diagnostic mode 3 or 4, but it will contain no useful information.</p> <hr/> <p><b>NOTE:</b> Raw Data and Raw ECC registers can be loaded with diagnostic values only in a used diagnostic mode with DIAG_EN_KEY=0101. This mode must be set for at least one clock cycle before writing to any FRAW* register.</p>

### 5.7.31 Parity Override Register (FPAR\_OVR)

This register is present only when SIL3\_config=1, Otherwise this is unimplemented location. Reads will return zeros; writes do nothing and no address error will be generated.

**Figure 5-33. Parity Override Register (FPAR\_OVR) (offset = FFF8 707Ch)**

31	Reserved							BNK_INV_PAR	17	16
	R-0								R/WP-0	
15	12	11	9	8	7		DAT_INV_PAR			0
BUS_PAR_DIS			PAR_OVR_KEY	ADD_INV_PAR				R/WP-0		R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-39. Parity Override Register (FPAR\_OVR) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reserved
16	BNK_INV_PAR		Buffer Invert Parity  When this value is one and PAR_OVR_KEY is '101' then the current system parity signal SYS_ODD_PARITY is inverted when doing bank parity calculations. This will generate parity errors and cause interrupt signals to be generated. When zero, the SYS_ODD_PARITY value is used. <b>See Figure 10 {46} and Figure 2.7.3 {50}</b> This bit is only implemented for parity configurations and is reserved for ECC devices.
15-12	BUS_PAR_DIS		Disable Bus Parity  When this value is "1010", the address bus parity error and buffer parity error are disabled and no checking is done and no events are generated. Any other value will enable the parity checking on the Address bus and read data bus. The read data parity is never disabled from this module.
11-9	PAR_OVR_KEY		When this value is "101", the selected ADD_INV_PAR and DAT_INV_PAR fields will become active. Any other value will cause the module to use the global system parity bit in the system register DEVCR1.
8	ADD_INV_PAR		Address Odd Parity  This bit is active only when PAR_OVR_KEY = '101'. When ADD_INV_PAR is one, the incoming address bus will invert the system signal SYS_ODD_PARITY for parity calculations. This will cause parity errors and generate interrupt error signals. When zero it will use the SYS_ODD_PARITY value. This bit is set to the SYS_ODD_PAR signal value on reset.
7-0	DAT_INV_PAR		Data Odd Parity  This byte is active only when PAR_OVR_KEY = '101'. When a DATA_INV_PAR bit is one, the output read data will invert the system signal SYS_ODD_PARITY for parity calculations. This will cause parity errors and generate interrupt signals. When zero it will use the SYS_ODD_PARITY value. This byte can support up to a 64 bit data bus but when the device has a 32 bit bus, bits 7:4 are reserved.  Bit 0 affects read bus bits 7:0, Bit 1 affects read bus bits 15:8 and so on. Each active bit of this field is set to the SYS_ODD_PAR signal value on reset.  The DAT_INV_PAR is used in the parity for the pipeline buffer logic and for the read data bus to the CPU. <b>See Figure 10 {46} and Figure 2.7.3 {50}</b> for where they are used.  When the ECC logic is in the CPU (CONF_TYPE=5) and SIL3 is active, this field becomes the ECC corrupting value for SIL3 diagnostic mode 7 as described on page 340. (Starting with version 1.0.0.0)  In diagnostic mode 7 the FPAR_OVR should be set to 00005Axx to allow writes to the DAT_INV_PAR field. This field should be written before entering diagnostic mode 7.

### 5.7.32 Flash Error Detection and Correction Sector Disable Register (FEDACSDIS2)

This register is used to disable the SECDED function for one or two sectors from the EEPROM Emulation flash (bank 7). An additional two sectors can have SECDED disabled by the use of the FEDACSDIS register. see [Section 5.7.9](#).

**Figure 5-34. Flash Error Detection and Correction Sector Disable Register (FEDACSDIS2)  
(offset = FFF8 70C0h)**

31	29	28	27	24	23	21	20	19	16
BankID3_Inverse	Rsvd	SectorID3_inverse			BankID3	Rsvd	SectorID3		
R/WP-0	R-0	R/WP-0			R/WP-0	R-0	R/WP-0		
15	13	12	11	8	7	5	4	3	0
BankID2_Inverse	Rsvd	SectorID2_inverse			BankID2	Rsvd	SectorID2		
R/WP-0	R-0	R/WP-0			R/WP-0	R-0	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-40. Flash Error Detection and Correction Sector Disable Register (FEDACSDIS2)  
Field Descriptions**

Bit	Field	Value	Description
31-29	BankID3_Inverse	000 other	The bank ID inverse bits are used with the bank ID bits to select the bank for which a sector is disabled. The only bank that supports sector disable is bank 7.  If BankID3 = 111, and BankID3_inverse = 000 then if a valid sector is selected by SectorID3 and SectorID3_inverse that sector will have ECC checking disabled  No sector is disabled by disable ID 3
28	Reserved	0	Read returns 0. Writes have no effect.
27-24	SectorID3_inverse		The sector ID inverse bits are used with the sector ID bits to determine which sector is disabled. If the sector ID bits are not pointing to a valid sector (0-3) or the sector ID inverse bits are not an inverse of the sector ID bits, then no sector is disabled by disable ID 3
23-21	BankID3	111 other	The bank ID bits are used with the bank ID inverse bits to select the bank for which a sector is disabled. The only bank that supports sector disable is bank 7.  If BankID3 = 111, and BankID3_inverse = 000 then if a valid sector is selected by SectorID3 and SectorID3_inverse that sector will have ECC checking disabled  No sector is disabled by disable ID 3
20	Reserved	0	Read returns 0. Writes have no effect.
19-16	SectorID3		The sector ID bits are used with the sector ID inverse bits to determine which sector is disabled. If the sector ID bits are not pointing to a valid sector (0-3) or the sector ID inverse bits are not an inverse of the sector ID bits, then no sector is disabled by disable ID 3
15-13	BankID2_Inverse	000 other	The bank ID inverse bits are used with the bank ID bits to select the bank for which a sector is disabled. The only bank that supports sector disable is bank 7.  If BankID2 = 111, and BankID2_inverse = 000 then if a valid sector is selected by SectorID2 and SectorID2_inverse that sector will have ECC checking disabled  No sector is disabled by disable ID 2
12	Reserved	0	Read returns 0. Writes have no effect.
11-8	SectorID2_inverse		The sector ID inverse bits are used with the sector ID bits to determine which sector is disabled. If the sector ID bits are not pointing to a valid sector (0-3) or the sector ID inverse bits are not an inverse of the sector ID bits, then no sector is disabled by disable ID 2
7-5	BankID2	111 other	The bank ID bits are used with the bank ID inverse bits to select the bank for which a sector is disabled. The only bank that supports sector disable is bank 7.  If BankID2 = 111, and BankID2_inverse = 000 then if a valid sector is selected by SectorID2 and SectorID2_inverse that sector will have ECC checking disabled  No sector is disabled by disable ID 2
4	Reserved	0	Read returns 0. Writes have no effect.
3-0	SectorID2		The sector ID bits are used with the sector ID inverse bits to determine which sector is disabled. If the sector ID bits are not pointing to a valid sector (0-3) or the sector ID inverse bits are not an inverse of the sector ID bits, then no sector is disabled by disable ID 2

### 5.7.33 FSM Register Write Enable (FSM\_WR\_ENA)

**Figure 5-35. FSM Register Write Enable (FSM\_WR\_ENA) (offset = FFF8 7288h)**

31	Reserved	16
R-0		
15	Reserved	3      2      0
R-0      WR_ENA      R/WP-2h		

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-41. FSM Register Write Enable (FSM\_WR\_ENA) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
2-0	WR_ENA	5h All other values	FSM Write Enable This register must contain "101" in order to write to any other FSM register. This is the first register to be written when setting up the FSM. For all other values, the FSM registers cannot be written.

### 5.7.34 FSM Sector Register (FSM\_SECTOR)

**Figure 5-36. FSM Sector Register (FSM\_SECTOR) (offset = FFF8 72A4h)**

31	SECT_ERASED	16
R/WP-0		
15	Reserved	0
R-0		

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

This is a banked register. A separate register is implemented for each bank, but they all occupy the same address. The correct bank must be selected in the FMAC register before reading or writing this register. See [Section 5.7.20](#).

**Table 5-42. FSM Register Write Enable (FSM\_WR\_ENA) Field Descriptions**

Bit	Field	Value	Description
31-16	SECT_ERASED		Sectors Erased There is one bit for each sector. Bit 16 corresponds to sector 0, bit 17 corresponds to sector 1, etc. During bank erase, each sector whose corresponding bit is 0 will be erased. Each sector whose corresponding bit is 1 will not be erased. After bank erase, the bit corresponding to each sector which is erased will be changed from 0 to 1.
15-0	Reserved	0	These bits are used by the state machine during bank erase. Do not write to these bits.

### **5.7.35 EEPROM Emulation Configuration Register (EEPROM\_CONFIG)**

**Figure 5-37. EEPROM Emulation Configuration Register (EEPROM\_CONFIG) (offset = FFF8 72B8h)**

31			20	19	16
	Reserved			EWAIT	
	R-0			R/WP-1h	
15		9	8	7	0
	Reserved	AUTOSUSP_EN		AUTOSTART_GRACE	
	R-0	R/WP-0		R/WP-2h	

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-43. EPROM Emulation Configuration Register (EEPROM\_CONFIG) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	EWAIT		EEPROM Wait state Counter This register will replace the RWAIT count in the EEPROM register. The same formulas that apply to RWAIT will apply to EWAIT in the EEPROM bank.
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	AUTOSUSP_EN		Auto Suspend Enable 0 Auto Suspend Disabled 1 Auto Suspend Enabled The auto-suspend will begin when the CPU or Bus2 attempts to access a bank with an active and suspendable FSM operation. If this happens the FSM will automatically be issued a suspend command and exit from the FSM. It will then do the access. After the access, the FMC will wait for a time determined by the Autostart_grace field before issuing the FSM resume command.
7-0	AUTOSTART_GRACE		Auto-suspend Startup Grace Period 1 The value in this register determines how many cycles the FMC will wait after the last CPU or Bus2 access before issuing the FSM resume command. 0 The FMC will wait 16 HCLK periods for each count in the AUTOSTART_GRACE field. A value of 2 will wait for 32 periods after the last access. Each access will reset the counter to the AUTOSTART_GRACE value * 16.

### 5.7.36 EEPROM Emulation Error Detection and Correction Control Register 1 (EE\_CTRL1)

This register controls ECC parity detection.

**Figure 5-38. EEPROM Emulation Error Detection and Correction Control Register 1 (EE\_CTRL1)  
(offset = FFF8 7308h)**

31	Reserved				24
R-0					
23	Reserved	20	19	16	
R-0					
15	Reserved	10	9	8	
7	EE_ALL1_OK	EE_EOFEN	EE_EZFEN	EE_EPEN	R/WP-0 R/WP-0
6	R-0	R/WP-0	R/WP-0	R/WP-5h	
5	EE_ALL0_OK				
4					
3					
0	EE_EDACEN				
	R-0	R/WP-0			

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-44. EEPROM Emulation Error Detection and Correction Control Register 1 (EE\_CTRL1)  
Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	EE_EDACMODE	5h	Error Correction Mode.  Detection only mode  <b>Note:</b> In detection only mode single bit errors will not be corrected, but will be treated as uncorrectable errors. The single bit error flags and profiling mode are disabled. Detection only mode has the advantage that a triple bit error will be detected and not mistaken for a single bit error and mis-corrected.
		All Other Values	Single bit errors are corrected and multi-bit or address errors are detected  <b>Note:</b> It is recommended to leave the EE_EDACMODE field as "1010" to guard against soft errors from flipping EE_EDACMODE to a detection only.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10	EE_EOFEN	0	EEPROM Emulation Event on a correctable One's Fail Enable bit  No ESM event will be generated on a single bit error when a one reads as a zero and is corrected
		1	An ESM group 1 channel 35 event will be generated on a single bit error when a one reads as a zero and is corrected
9	EE_EZFEN	0	EEPROM Emulation Event on a correctable Zero's Fail Enable bit  No ESM event will be generated on a single bit error when a zero reads as a one and is corrected
		1	An ESM group 1 channel 35 event will be generated on a single bit error when a zero reads as a one and is corrected
8	EE_EPEN	0	EEPROM Emulation Error Profiling Enable.  Error profiling is disabled.
		1	Error profiling is enabled.  An ESM group 1 channel 35 event will be generated when number of correctable bit errors detected and corrected has reached the threshold value defined in the EE_CTRL2 register.
7-6	Reserved	0	Read returns 0. Writes have no effect.

**Table 5-44. EEPROM Emulation Error Detection and Correction Control Register 1 (EE\_CTRL1)  
Field Descriptions (continued)**

Bit	Field	Value	Description
5	EE_ALL1_OK	0	EEPROM Emulation All One Condition Valid. One condition valid is disabled. Reading of an erased location (64 data bits and the corresponding 8 ECC bits are all ones) will generate ECC errors. The error counter for profiling will increment if all ones are detected.
		1	One condition valid is enabled. Reading of an erased location (64 data bits and the corresponding 8 ECC bits are all ones) will NOT generate ECC errors. The error counter for profiling will NOT increment if all ones are detected.
4	EE_ALL0_OK	0	EEPROM Emulation All Zero Condition Valid. Zero condition valid is disabled. Reading of all zeros (64 data bits and the corresponding 8 ECC bits are all zeros) will generate ECC errors. The error counter for profiling will increment if all zeros are detected.
		1	Zero condition valid is enabled. Reading of all zeros (64 data bits and the corresponding 8 ECC bits are all zeros) will NOT generate ECC errors. The error counter for profiling will NOT increment if all zeros are detected.
3-0	EE_EDACEN	5h All Other Values	EEPROM Emulation Error Detection and Correction Enable Error Detection and Correction is disabled Error Detection and Correction is enabled <b>Note:</b> It is recommended to leave the EE_EDACEN field as "1010" to guard against soft errors from flipping the EE_EDACEN to a disabled state.

### 5.7.37 EEPROM Emulation Error Correction and Correction Control Register 2 (EE\_CTRL2)

**Figure 5-39. EEPROM Emulation Error Correction and Correction Control Register 2 (EE\_CTRL2) (offset = FFF8 730Ch)**

31	16
Reserved	
15	R-0
EE_SEC_THRESHOLD	
0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-45. EEPROM Emulation Error Correction Control Register 2 (EE\_CTRL2) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	EE_SEC_THRESHOLD		EEPROM Emulation Single Error Correction Threshold This register contains the threshold value for the SEC (single error correction) occurrences before a single interrupt request is generated. A threshold of zero disables the threshold so that it never triggers the profile interrupt.

### 5.7.38 EEPROM Emulation Correctable Error Count Register (EE\_COR\_ERR\_CNT)

**Figure 5-40. EEPROM Emulation Error Corectable Error Count Register (EE\_COR\_ERR\_CNT) (offset = FFF8 7310h)**

31	16
Reserved	
15	R-0
EE_ERRCNT	
0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP=Write in Privilege Mode; -n = value after reset

**Table 5-46. EEPROM Emulation Correctable Error Count Register (EE\_COR\_ERR\_CNT) Field Descriptions**


Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	EE_ERRCNT		Single Error Correction Count This register contains the number of SEC (single error correction) occurrences. Writing any value to this register resets the count value to zero. The counter resets to zero when it increments to be equal to the single error correction threshold. This register only increments when profiling mode is enabled. This register is not affected by the EE_ZERO_EN or EE_ONE_EN error control bits in the EE_CTRL1 register.

### 5.7.39 EEPROM Emulation Correctable Error Address Register (EE\_COR\_ERR\_ADD)

During emulation mode, this address is frozen even when read. By setting the SUSP\_IGNR bit, (see [Table 5-10](#)) this register can be un-frozen in emulation mode.

This register is not changed with the reset signal and contains unknown data at powerup.

**Figure 5-41. EEPROM Emulation Correctable Error Address Register (EE\_COR\_ERR\_ADD)  
(offset = FFF8 7314h)**



LEGEND: R = Read only; -n = value after reset; -u = unchanged value on internal reset, cleared on power up

**Table 5-47. EEPROM Emulation Correctable Error Address Register (EE\_COR\_ERR\_ADD)  
Field Descriptions**

Bit	Field	Value	Description
31-3	COR_ERR_ADD		<p>Correctable Error Address</p> <p>COR_ERR_ADD records the CPU logical address of which a correctable error is detected by the ECC logic. This error address is frozen from begin updated until it is read by the CPU. Additional error are blocked until this register is read.</p>
2-0	B_OFF		<p>Byte offset</p> <p>Since ECC is checked on 64 bit data, when checking main memory or OTP, the address captured is aligned to a 64-bit boundary with address bits[2:0] equal to 0. When reading from the ECC bytes, these bits will indicate the failing address of the ECC location associated with the failure. When reading an ECC byte, the ECC is checked against the 64 data bits they protect.</p>

### 5.7.40 EEPROM Emulation Correctable Error Position Register (EE\_COR\_ERR\_POS)

The bit position is captured during errors when either EE\_EOFEN or EE\_EZHEN enable bit is set. During error profiling mode when only EE\_EPEN is set, the bit position is not captured if a correctable error is detected. This register is frozen while either the EE\_ERR\_ZERO\_FLG or the EE\_ERR\_ONE\_FLG bit is set in the EE\_EDACSTATUS register.

During emulation mode, this address is frozen even when read. By setting the SUSP\_IGNR bit, this register can be un-frozen in emulation mode.

This register is not changed with the reset signal and contains unknown data at powerup.

**Figure 5-42. EEPROM Emulation Correctable Error Position Register (EE\_COR\_ERR\_POS)  
(offset = FFF8 7318h)**

31	Reserved								16
R-0									
15	8	7	6	5	4	3	2	1	0
Reserved			TYPE	EE_ERR_POS					
R-0			R-u			R-u			

LEGEND: R = Read only; -n = value after reset; -u = unchanged value on internal reset, cleared on power up

**Table 5-48. EEPROM Emulation Correctable Error Position Register (EE\_COR\_ERR\_POS)  
Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read returns 0. Writes have no effect.
8	TYPE	0	ErrorType
		1	The error was one of the 64 data bits
7-0	EE_ERR_POS		The bit address of the single bit error

### 5.7.41 EEPROM Emulation Error Status Register (EE\_STATUS)

During emulation mode, this address is frozen even when read. By setting the SUSP\_IGNR bit, (see [Table 5-10](#)) this register can be un-frozen in emulation mode.

This register is not changed with the reset signal and contains unknown data at powerup.

All these error status bits can be deactivated by writing a one to the bit. Writing a zero has no effect.

Bits 0 to 3 show correctable errors while bits 4 to 12 show uncorrectable errors. When the uncorrectable errors are triggered, the current address is stored in the EE\_UNC\_ERR\_ADD register.

These error bits are not set while the FMC is in the suspend mode but they can be cleared in suspend by writing 1s to the bits. By setting the SUSP\_IGNR bit to '1' these error bits can be set in suspend mode (see [Table 5-10](#)).

**Figure 5-43. EEPROM Emulation Error Status Register (EE\_STATUS) (offset = FFF8 731Ch)**

31									24
	Reserved								
	R-0								
23									16
	Reserved								
	R-0								
15	13	12	11	10	9	8			
	Reserved	EE_D_UNC_E RR		Reserved			EE_UNC_ERR		
	R-0	RCP-u		R-0			RCP-u		
7	6	5	4	3	2	1	0		
Reserved	EE_CMG	Reserved	EE_CME	EE_D_CORR_ ERR	EE_ERR_ONE _FLG	EE_ERR_ZERO _FLG	EE_ERR_PRF _FLG		
R-0	R-0	R-0	R-0	RCP-u	RCP-u	RCP-u	RCP-u		

LEGEND: R = Read only; RCP=Read and Clear inPrivilege Mode; -n = value after reset; -u = unchanged value on internal reset, cleared on power up

**Table 5-49. EEPROM Emulation Error Status Register (EE\_STATUS) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reads return 0. Writes have no effect.
12	EE_D_UNC_ERR	0	Diagnostic Mode Uncorrectable Error Status Flag
		1	No uncorrectable error was detected in diagnostic mode 1
		1	An uncorrectable error was detected in diagnostic mode 1. This means two or more bits in the data or ECC field have been found in error, or one or more bits in the address have been found in error.
11-9	Reserved	0	Reads return 0. Writes have no effect.
8	EE_UNC_ERR	0	EEPROM Emulation Uncorrectable Error Flag
		0	No uncorrectable errors detected in bank 7
		1	An uncorrectable error was detected in bank 7
7	Reserved	0	Reads return 0. Writes have no effect.
6	EE_CMG	0	EEPROM Emulation Compare Malfunction Good
		0	No uncorrectable error was detected
		1	An uncorrectable error was detected
5	Reserved	0	Reads return 0. Writes have no effect.
4	EE_CME		
3	EE_D_CORR_ERR	0	Diagnostic Correctable Error Flag
		0	No correctable error was detected
		1	A correctable error was detected


**Table 5-49. EEPROM Emulation Error Status Register (EE\_STATUS) Field Descriptions (continued)**

Bit	Field	Value	Description
2	EE_ERR_ONE_FLG	0	Error on One Fail Error Flag No correctable error was detected
		1	A correctable error was detected
1	EE_ERR_ZERO_FLG	0	Error on Zero Fail Error Flag No correctable error was detected
		1	A correctable error was detected
0	EE_ERR_PRF_FLG	0	Error Profiling Error Flag No correctable error was detected
		1	A correctable error was detected

### 5.7.42 EEPROM Emulation Un-Correctable Error Address Register (EE\_UNC\_ERR\_ADD)

During emulation mode, this address is frozen even when read. By setting the SUSP\_IGNR bit, (see [Table 5-10](#)) this register can be un-frozen in emulation mode.

This register is not changed with the reset signal and contains unknown data at powerup.

**Figure 5-44. EEPROM Emulation Un-Correctable Error Address Register (EE\_UNC\_ERR\_ADD)  
(offset = FFF8 7320h)**

LEGEND: R = Read only; -n = value after reset; -u = unchanged value on internal reset, cleared on power up

**Table 5-50. EEPROM Emulation Un-Correctable Error Address Register (EE\_UNC\_ERR\_ADD)  
Field Descriptions**

Bit	Field	Value	Description
31-3	UNC_ERR_ADD		Un-correctable Error Address UNC_ERR_ADD records the CPU logical address of which an un-correctable error is detected by the ECC logic. This error address is frozen from begin updated until it is read by the CPU. Additional error are blocked until this register is read.
2-0	B_OFF		Byte offset Since ECC is checked on 64 bit data, when checking main memory or OTP, the address captured is aligned to a 64-bit boundary with address bits[2:0] equal to 0. When reading from the ECC bytes, these bits will indicate the failing address of the ECC location associated with the failure. When reading an ECC byte, the ECC is checked against the 64 data bits they protect.

### 5.7.43 Flash Bank Configuration Register (FCFG\_BANK)

**Figure 5-45. Flash Bank Configuration Register (FCFG\_BANK) (offset = FFF8 7400h)**

31	EE_BANK_WIDTH	20      19	16
	R-90h		
15	MAIN_BANK_WIDTH	4      3	0
	R-90h		

LEGEND: R = Read only; -n = value after reset; -u = unchanged value on internal reset, cleared on power up

**Table 5-51. Flash Bank Configuration Register (FCFG\_BANK) Field Descriptions**

Bit	Field	Value	Description
31-20	EE_BANK_WIDTH	90h	Bank 7 width (144 bits wide)  This read-only value indicates the maximum number of bits that can be programmed in the bank in one operation. The 144 bits includes 128 data bits and 16 ECC bits.
19-16	Reserved	0	Writes have no effect.
15-4	MAIN_BANK_WIDTH	90h	Width of main flash banks (144 bits wide)  This read-only value indicates the maximum number of bits that can be programmed in the bank in one operation. The 144 bits includes 128 data bits and 16 ECC bits.
3-0	Reserved	0	Writes have no effect.

## ***Tightly-Coupled RAM (TCRAM) Module***

This chapter describes the tightly-coupled RAM (TCRAM) module.

Topic	Page
6.1 Overview .....	300
6.2 RAM Memory Map .....	301
6.3 Safety Features .....	302
6.4 TCRAM Auto-Initialization .....	303
6.5 Trace Module Support .....	304
6.6 Emulation / Debug Mode Behavior .....	304
6.7 Control and Status Registers .....	304


## 6.1 Overview

The Hercules™ family of microcontrollers are based on the ARM® Cortex-R4F™ processor. This CPU has two tightly-coupled memory interfaces – ATCM and BTM, which are used to interface to the program and data memories, respectively. The Hercules MCUs use the ATCM interface for the main flash memory and the BTM interface for the CPU data RAM.

### 6.1.1 B0TCM and B1TCM Connection Diagram

The BTM interface is further divided into two parts – B0TCM and B1TCM, which are both used to interface to actual RAM banks as shown in [Figure 6-1](#).

**Figure 6-1. TCRAM Module Connections**



### 6.1.2 Main Features

The main features of the tightly-coupled RAM interface module are:


- Controls read/write accesses to the data RAM
- Decodes addresses within the memory region allocated for the RAM
- Supports read and write accesses in 64-bit, 32-bit, 16-bit or 8-bit access sizes
  - Does not support bit-wise operations
- Safety Features:
  - Support for Cortex-R4F CPU's Built-In Single-Error-Correction Double-Error-Detection (SECDED) Logic
    - Uses the CPU's Event bus and maintains the SECDED status in memory-mapped registers
    - Captures the number of occurrences of single-bit or multi-bit errors as well as the RAM address that has the fault
    - Generates signals for indicating single-bit and multi-bit errors to the Error Signaling Module (ESM)
  - Support for Cortex-R4F CPU's Parity Protection Logic for BTM Address Bus and Control Signals
    - Uses the CPU's TCM Address Parity Scheme and indicates an address bus parity error to the ESM

- Redundant Address Decode Scheme
  - Checks the decoding of CPU address lines and generation of correct memory selects for the RAM banks
  - Also supports checking of the redundant address decode comparators themselves
- Supports auto-initialization of the CPU data RAM banks
- Supports the RAM Trace Port (RTP) Interface
  - Traces out all RAM read and write accesses to the RTP module

## 6.2 RAM Memory Map

The ARM Cortex-R4F CPU allows up to 8MB to be accessed through the BTM interface. The Hercules family of microcontrollers support up to 256KB RAM on the BTM interface. Check the specific part's datasheet to identify the actual amount of TCRAM supported on the part. This RAM is protected by ECC allowing the CPU to correct any single-bit errors and detect double-bit errors within a 64-bit value. The error correction codes (ECC) are stored in the RAM memory space as well. The memory map for the TCRAM and the corresponding ECC space is shown in [Figure 6-2](#). Any access to an unimplemented TCRAM location results in an error response from the TCRAM module.

**Figure 6-2. RAM Memory Map**



Each RAM data word is 64 bits wide. These 64 bits are divided into 32 bits per RAM bank as shown in [Figure 6-1](#). The 8 bits of ECC are also divided into 4 bits per RAM bank.

For every 64-bit read from the RAM, an 8-bit ECC is also read by the CPU on its ECC bus. Similarly, for every 64-bit write to the RAM, the CPU also writes an 8-bit ECC using the same ECC bus.

---

**NOTE: Read-Modify-Write Requirement for Writes to RAM:** The TCRAM interface module supports 64-bit, 32-bit, 16-bit or 8-bit writes to the RAM. However the ECC is calculated by the CPU for 64-bit values only. For any write access smaller than 64 bits, it is necessary to force the CPU to perform a 64-bit read-modify-write operation in order to ensure that the correct ECC is also written. This can be done by setting the bit 1: BTCMRMW of c15, the Secondary Auxiliary Control Register of the CPU. **This bit is already set by default.**

---

The ECC memory can also be directly accessed via memory-mapped offset addresses starting from 4MB, as shown in . A read from the ECC space results in the 8-bit ECC value appearing on each byte of the 64-bit CPU data. The ECC memory can only be written to as a 64-bit access. The write to the ECC space must also first be enabled via the RAM Control Register (RAMCTRL).

Accesses to the ECC space are not traced out to the RAM Trace Port (RTP).

---

**NOTE: No ECC Error Generated for Accesses to ECC Memory:** A read from the ECC space send the ECC value on both the 64-bit TCM read data bus as well as the 8-bit ECC bus. This could result in the detection of a multi-bit error by the SECDED logic inside the CPU. The TCRAM interface module ignores the ECC error indicated by the CPU for the access to the ECC space.

---

## 6.3 Safety Features

The TCRAM interface module incorporates some features that are designed specifically with safety considerations. These are described in the following sections.

### 6.3.1 Support for Cortex-R4F CPU's Single-Error-Correction Double-Error-Detection (SECDED)

The TCRAM interface module monitors the CPU's event bus. The CPU's event bus signals single-bit or multi-bit errors for B0TCM as well as B1TCM separately. These signals are monitored by the TCRAM modules for each of these interfaces.

#### TCRAM Interface Module Features dedicated for SECDED Support:

- Dedicated single-bit error counter
  - This counter is stored in a memory-mapped register called [RAMOCCUR](#)
  - RAMOCCUR is used to count the single-bit errors corrected by the CPU's SECDED logic
  - The TCRAM interface module allows the application to generate an interrupt via the [RAMINTCTRL](#) register when the number of single-bit errors corrected by the CPU exceeds a programmable threshold, [RAMTHRESHOLD](#)
- RAM Error Status Register
  - The errors detected by the TCRAM interface module as well as those indicated by the CPU are flagged in the [RAMERRSTATUS](#) register
  - There are separate bits to indicate single-bit error, double-bit error, address decode failure, address compare logic failure, read-address parity failure, and write-address parity failure
- ECC Error Address Capture
  - Separate registers to hold the address on which a single-bit error is detected ([RAMSERRADDR](#)) or a double-bit error is detected ([RAMUERRADDR](#))
  - The RAMSERRADDR register is only updated when the RAMTHRESHOLD value is set to 1
  - Both the RAMSERRADDR and RAMUERRADDR capture the 64-bit-aligned address for the access to the TCRAM as an offset from the base address of the TCRAM (0x08000000 by default)

---

**NOTE: Cortex-R4F CPU Event Bus Signaling Not Enabled By Default:** Upon power-up and after a CPU reset, the event signaling mechanism inside the Cortex-R4F CPU is disabled. This feature must be enabled by setting the Export (X-bit) of the Performance Monitoring and Control Register (PMNC) in the CPU. The TCRAM interface module can only capture the single-bit or double-bit ECC error occurrences once the CPU's event signaling mechanism is enabled.

---

### 6.3.2 Support for Cortex-R4F CPU's Address and Control Bus Parity Checking

The Cortex-R4F CPU calculates a single parity-bit for the TCRAM address and control signals. The TCRAM interface module also computes this parity bit based on the CPU's address bus and control signals. The computed parity bit is compared against the parity bit received from the CPU. A mismatch is signaled as an Address Parity Failure to the Error Signaling Module (ESM) group2 channel 10 or 12. There is a separate address parity failure error channel for B0TCM and B1TCM.

The 64-bit TCRAM address which fails the parity check is captured in the [RAMPERRADDR](#) register as an offset from the base address of the TCRAM (0x08000000 by default). The TCRAM interface module also indicates the type of access, read or write, that failed the parity check. This is indicated by the RADDR PAR FAIL or the WADDR PAR FAIL status flags in the [RAMERRSTATUS](#) register.

The RAMERRSTATUS and RAMPERRADDR registers must be cleared by the application in order for the TCRAM interface module to continue capturing subsequent errors and error addresses.

The parity scheme used for the described parity checking mechanism is defined by the global system parity selection. This can be configured using the DEVPARSEL field of the DEVCR1 control register in the system module. This device-wide parity scheme can be overridden inside the TCRAM interface module by configuring the Address Parity Override field in the [RAMCTRL](#) register.

---

**NOTE: No Change Of Parity Scheme On-The-Fly:** The TCRAM interface module does not support on-the-fly change to the parity scheme being used for checking the CPU address bus and control bus. The application must ensure that the parity polarity (odd or even) is not changed while there is an ongoing access to the TCRAM.

---

### 6.3.3 Redundant Address Decode

The TCRAM interface module generates the memory selects for each of the TCRAM banks as well as the ECC memory based on the CPU address. The logic to generate these memory selects is duplicated and the outputs compared to detect any address decode errors. A mismatch is indicated as an Address Error to the Error Signaling Module (ESM), one signal for B0TCM and one for B1TCM. The TCRAM or ECC address that caused the fault is captured in the [RAMUERRADDR](#) register. This is a 64-bit-aligned address is stored as an offset from the base of the TCRAM or ECC memory.

As described earlier, each individual physical RAM bank is 36 bits wide. Each RAM bank contributes 32 bits of data and 4 bits of ECC when the bus master performs a 64-bit read from the TCRAM. Each TCRAM bank receives a memory select and the address from the TCRAM interface module. Any difference between the address and the memory selects results in wrong data and ECC pair being sent to the CPU. The CPU's SECDED block will detect this data error.

The TCRAM interface module also supports a mechanism to test the operation of the redundant address decode logic and the compare logic. This testing is supported by providing a test stimulus, and can be triggered by the application by configuring the [RAMTEST](#) register. The address of any error identified during testing of the redundant address decode and compare logic is not captured in the RAMUERRADDR register.

---

**NOTE: Address decode checking when in compare logic test mode:** When the address decode and compare logic test mode is enabled, the redundant address decode and compare logic is not available for checking the proper generation of the memory selects for the TCRAM and ECC memory.

---

## 6.4 TCRAM Auto-Initialization

The RAM memory can be initialized by using the dedicated auto-initialization hardware. The TCRAM Module initializes the entire memory when the auto-init is enabled for the RAM. All RAM data memory is initialized to zeros and the ECC memory is initialized to the correct ECC value for zeros, that is, FCh.

## 6.5 Trace Module Support

The TCRAM Module traces out the following signals to the RAM Trace Port (RTP) module, thereby providing RAM dataport trace capability.

- 18-bit address line
- 64-bit data bus
- Byte strobe information
- Current access master identification number
- Access type: Opcode or data fetch
- Read or Write access

No data is traced for an access to ECC memory.

## 6.6 Emulation / Debug Mode Behavior

The following describes the behavior of the TCRAM Module when in debug mode:

- The [RAMOCCUR](#) register continues to count the single-bit error corrections performed by the Cortex-R4F CPU's SECDED logic.
- No single-bit error interrupt is generated nor is any single-bit error address captured even when the RAMOCCUR counter reaches the programmed single-bit error correction threshold.
- No uncorrectable error interrupt is generated nor is any double-bit error address captured.
- No address parity error interrupt is generated nor is any parity error address captured.
- The [RAMUERRADDR](#) register is not cleared by a read in debug mode.
  - That is, if a double-bit error address is captured and is not read by the CPU before entering debug mode, then it remains frozen during debug mode even if it is read.
- The [RAMPERRADDR](#) register is not cleared by a read in debug mode.

## 6.7 Control and Status Registers

The TCRAM Module registers are accessed through the system module registers' space in the Cortex-R4F CPU's memory map. All registers are 32-bit wide and are located on a 32-bit boundary. Reads and writes to registers are supported in 8-, 16-, and 32-bit accesses. The base address for the control registers is FFFF F800h and FFFF F900h for even and off RAM ECC.

**Table 6-1. TCRAM Module Control and Status Register Map**

Offset	Acronym	Register Description	Section
00h	RAMCTRL	TCRAM Module Control Register	<a href="#">Section 6.7.1</a>
04h	RAMTHRESHOLD	TCRAM Module Single-Bit Error Correction Threshold Register	<a href="#">Section 6.7.2</a>
08h	RAMOCCUR	TCRAM Module Single-Bit Error Occurrences Control Register	<a href="#">Section 6.7.3</a>
0Ch	RAMINTCTRL	TCRAM Module Interrupt Control Register	<a href="#">Section 6.7.4</a>
10h	RAMERRSTATUS	TCRAM Module Error Status Register	<a href="#">Section 6.7.5</a>
14h	RAMSERRADDR	TCRAM Module Single-Bit Error Address Register	<a href="#">Section 6.7.6</a>
1Ch	RAMUERRADDR	TCRAM Module Uncorrectable Error Address Register	<a href="#">Section 6.7.7</a>
30h	RAMTEST	TCRAM Module Test Mode Control Register	<a href="#">Section 6.7.8</a>
38h	RAMADDRDECVECT	TCRAM Module Test Mode Vector Register	<a href="#">Section 6.7.9</a>
3Ch	RAMPERRADDR	TCRAM Module Parity Error Address Register	<a href="#">Section 6.7.10</a>

### 6.7.1 TCRAM Module Control Register (RAMCTRL)

The RAMCTRL register, shown in [Figure 6-3](#) and described in [Table 6-2](#), controls the safety features supported by the TCRAM Module.

**Figure 6-3. TCRAM Module Control Register (RAMCTRL) [offset = 00]**

31	30	29	28	27	24
Reserved	EMU TRACE DIS	Reserved		ADDR PARITY OVERRIDE	
R-0	R/WP-0	R-0		R/WP-0	
23		20	19		16
	Reserved			ADDR PARITY DISABLE	
	R-0			R/WP-5h	
15					9 8
	Reserved			ECC WR EN	
	R-0			R/WP-0	
7		4	3		0
	Reserved			ECC DETECT EN	
	R-0			R/WP-Ah	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 6-2. TCRAM Module Control Register (RAMCTRL) Field Descriptions**


Bit	Field	Value	Description
31	Reserved	0	Read returns 0. Writes have no effect.
30	EMU TRACE DIS	0	Emulation Mode Trace Disable. This bit, when set, disables the tracing of read data to RAM Trace Port (RTP) module for an emulation mode access.
		1	Data is allowed to be traced out to the trace modules for emulation mode accesses.
29-28	Reserved	0	Read returns 0. Writes have no effect.
27-24	ADDR PARITY OVERRIDE	Dh	Address Parity Override. This field, when set to Dh, will invert the parity scheme selected by the device global parity selection. The address parity checker would then work on the inverted parity scheme. By default, the parity scheme is the same as the global device parity scheme.
		All Others	Parity scheme is opposite to the device global parity scheme.
			Parity scheme is the same as the device global parity scheme.
23-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	ADDR PARITY DISABLE	Ah	Address Parity Detect Disable. This field, when set to Ah, disables the parity checking for the address bus. The parity checking is enabled when this field is set to any other value.
		All Others	<b>Note: The application must ensure that the parity error address register is cleared before enabling address parity checking.</b>
			Address parity checking is disabled
			Address parity checking is enabled
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	ECC WR EN	0	ECC Memory Write Enable. This bit is provided to prevent accidental writes to the ECC memory. A write access to the ECC memory is allowed only when the ECC WR EN bit is set to 1. If this bit is cleared, then any writes to ECC memory are ignored.
		1	Note: Reads are allowed from the ECC memory regardless of the state of the ECC WR EN.
		0	ECC memory writes are disabled.
		1	ECC memory writes are enabled.
7-4	Reserved	0	Read returns 0. Writes have no effect.

**Table 6-2. TCRAM Module Control Register (RAMCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
3-0	ECC DETECT EN	5h All Others	ECC Detect Enable. This is a 4-bit key to enable the ECC detection feature in the TCRAM Module. If this field is set to any value other than 5h, then the TCRAM Module starts monitoring the TCM event bus and generates the corresponding error status flags. The error status updates are done only when the ECC DETECT EN field is not 5h. The ECC detection is enabled by default as the ECC DETECT EN default value is Ah.  ECC detection is disabled. ECC detection is enabled.

### 6.7.2 TCRAM Module Single-Bit Error Correction Threshold Register (RAMTHRESHOLD)

The RAMTHRESHOLD register, shown in [Figure 6-4](#) and described in [Table 6-3](#), allows the application to configure the number of single-bit error corrections by the SECDED logic inside the Cortex-R4F CPU before generating a single-bit error interrupt.

**Figure 6-4. TCRAM Module Single-Bit Error Correction Threshold Register (RAMTHRESHOLD)  
[offset = 04h]**

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 6-3. TCRAM Module Single-Bit Error Correction Threshold Register (RAMTHRESHOLD) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	THRESHOLD		Single-bit Error Threshold Count. This field contains the threshold value for the Single-bit Error Correction (SEC) occurrences before the single-bit error interrupt is generated. If this threshold is set to 1 then all single-bit error addresses are captured. To enable the error occurrence detection, the threshold must be set to a non-zero value.

### 6.7.3 TCRAM Module Single-Bit Error Occurrences Counter Register (RAMOCCUR)

The RAMOCCUR register, shown in [Figure 6-5](#) and described in [Table 6-4](#), indicates the number of single-bit error corrections performed by the SEC logic inside the Cortex-R4F CPU.

**Figure 6-5. TCRAM Module Single-Bit Error Occurrences Counter Register (RAMOCCUR) [offset = 08h]**

31	16
Reserved	
15	0
SINGLE ERROR OCCURRENCES	
R/W	WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 6-4. TCRAM Module Single-Bit Error Occurrences Counter Register (RAMOCCUR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	SINGLE ERROR OCCURRENCES		<p>Single-bit Error Correction Occurrences. This 16-bit counter contains the number of single-bit error occurrences. RAMOCCUR is reset to zero when it becomes equal to the THRESHOLD value set in the RAMTHRESHOLD register. The application must clear the RAMOCCUR register by writing 0x0 before setting the THRESHOLD value. If the RAMOCCUR value is already higher than the programmed THRESHOLD value then the counter increments and wraps around (overflow) to zero.</p> <p><b>Note:</b> If the application tries to clear the RAMOCCUR register at the same time as the TCRAM Module tried to update it, then the TCRAM Module takes priority.</p> <p><b>Note:</b> When the RAMTHRESHOLD register is set to 1, then the RAMOCCUR register must be cleared whenever a single-bit error correction occurs in order to count subsequent single-bit error corrections.</p>

### 6.7.4 TCRAM Module Interrupt Control Register (RAMINTCTRL)

The RAMINTCTRL register, shown in [Figure 6-6](#) and described in [Table 6-5](#), enables the generation of an interrupt to the CPU whenever the number of single-bit error corrections (RAMOCCUR) reaches the programmed threshold (RAMTHRESHOLD).

**Figure 6-6. TCRAM Module Interrupt Control Register (RAMINTCTRL) [offset = 0Ch]**

31	16
Reserved	
15	0
Reserved	
R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 6-5. TCRAM Module Interrupt Control Register (RAMINTCTRL) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Read returns 0. Writes have no effect.
0	SERR EN		<p>Single-bit Error Correction Interrupt Enable. This bit, when set to 1, enables the generation of the single-bit error interrupt when the RAMOCCUR count reaches the programmed RAMTHRESHOLD. If the interrupt is not enabled, the single-bit error counter continues to count by resetting back to zero without generating any error interrupt. The SERR status flag in the RAMERRSTATUS register gets set regardless of whether the SERR interrupt is enabled or not.</p> <p>0 Single-bit error generation is disabled.</p> <p>1 Single-bit error generation is enabled.</p>

### 6.7.5 TCRAM Module Error Status Register (RAMERRSTATUS)

The RAMERRSTATUS register, shown in [Figure 6-7](#) and described in [Table 6-6](#), indicates the status of the various error conditions monitored by the TCRAM Module.

**Figure 6-7. TCRAM Module Error Status Register (RAMERRSTATUS) [offset = 10h]**

31	Reserved								16
	R-0								
15	Reserved								
	R-0								
7	6	5	4	3	2	1	0		
Reserved	DERR	ADDR COMP LOGIC FAIL	Reserved	Reserved	ADDR DEC FAIL	Reserved	SERR		
R-0	R/WP-0	R/WP-0	R-0	R-0	R/WP-0	R-0	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 6-6. TCRAM Module Error Status Register (RAMERRSTATUS) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Read returns 0. Writes have no effect.
9	WADDR PAR FAIL		This bit indicates a Write Address Parity Failure. This bit must be cleared by writing 1 to it in order to enable the capture of parity error address for subsequent failures. This bit must be in a cleared state for generation of any new parity error interrupt.
8	RADDR PAR FAIL		This bit indicates a Read Address Parity Failure. This bit must be cleared by writing 1 to it in order to enable the capture of parity error address for subsequent failures. This bit must be in a cleared state for generation of any new parity error interrupt.
7-6	Reserved	0	Read returns 0. Writes have no effect.
5	DERR		This bit indicates a multi-bit error detected by the Cortex-R4F SECDED logic.
4	ADDR COMP LOGIC FAIL		Address decode logic element failed. This bit indicates that the redundant address decode logic test scheme has detected that a compare element has malfunctioned during the testing of the logic. This bit has to be cleared by writing 1 to it in order to enable the capture of uncorrectable error address for subsequent failures. This bit has to be in a cleared state for generation of a new uncorrectable error interrupt. This bit only gets set in the test mode, and has no relevance in functional mode.
3	Reserved	0	Read returns 0. Writes have no effect.
2	ADDR DEC FAIL		Address decode failed. This bit indicates that an address error interrupt was generated by the redundant address decode and compare logic due to a functional failure. This bit must be cleared by writing 1 to it in order to enable the capture of uncorrectable error address for subsequent failures. This bit has to be in a cleared state for generation of a new address error interrupt.
1	Reserved	0	Read returns 0. Writes have no effect.
0	SERR		Single Error Status. This bit indicates that the single-bit error threshold has been reached. This bit is set even if the single-bit error threshold interrupt is disabled. This bit must be cleared by writing 1 to it in order to clear the interrupt request and to enable subsequent single-bit error interrupt generation.

**NOTE:** For equality test:

- If the comparator matches (no true silicon fail), there is no status bit set for ADDR COMP LOGIC FAIL or ADDR DEC FAIL.
- If there is true silicon malfunction, ADDR COMP LOGIC FAIL & ADDR DEC FAIL will be set, no UERRADDRESS is captured.


For inequality test, the compare vector will not match since non-inverted and inverted values of the same test vector are fed to the comparator:

- If there is no silicon malfunction on any of the comparator bits, then only ADDR DEC FAIL will be set. This is chosen so that we can ensure the functional ADDR DEC FAIL status bit data path can be tested.
- If there is a silicon malfunction on any of the comparator bits, then, ADDR COMP LOGIC FAIL & ADDR COMP LOGIC FAIL will be set, no UERRADDRESS is captured.

### 6.7.6 TCRAM Module Single-Bit Error Address Register (RAMSERRADDR)

The RAMSERRADDR register, shown in [Figure 6-8](#) and described in [Table 6-7](#), captures the address for which the Cortex-R4F CPU detected a single-bit error.

**Figure 6-8. TCRAM Module Single-Bit Error Address Register (RAMSERRADDR) [offset = 14h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-7. TCRAM Module Single-Bit Error Address Register (RAMSERRADDR) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Read returns 0. Writes have no effect.
17-3	SINGLE ERROR ADDRESS		<p>This register captures the bits 17-3 of the address for which the Cortex-R4F CPU detects a single-bit error when the RAMTHRESHOLD register is set to 1. The lower 3 bits are always tied to zero so that the address captured is a double-word (64-bit) address. This is a 64-bit-aligned address is stored as an offset from the base of the TCRAM or ECC memory.</p> <p>This register can only be reset by asserting power-on reset, and holds the last error address even after a system reset.</p>
2-0	Reserved	0	Read returns 0. Writes have no effect.

### 6.7.7 TCRAM Module Uncorrectable Error Address Register (RAMUERRADDR)

The RAMUERRADDR register, shown in [Figure 6-9](#) and described in [Table 6-8](#), captures the address for which the Cortex-R4F CPU detected a multi-bit error.

**Figure 6-9. TCRAM Module Uncorrectable Error Address Register (RAMUERRADDR) [offset = 1Ch]**

31	23	22	16
Reserved	UNCORRECTABLE ERROR ADDRESS		
R-0	R-0		
15	3	2	0
UNCORRECTABLE ERROR ADDRESS			Reserved
R-0			R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-8. TCRAM Module Uncorrectable Error Address Register (RAMUERRADDR) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Read returns 0. Writes have no effect.
22-3	UNCORRECTABLE ERROR ADDRESS		<p>This register captures the address for which there was an uncorrectable error or an address parity error.</p> <p>The uncorrectable error is indicated by the Cortex-R4F CPU's SECDED logic and the address parity error is indicated by the TCRAM Module's redundant address decode and compare logic.</p> <p>For the SECDED multi-bit or double-bit uncorrectable error this register stores the bits 17-3 of the TCM access address. The lower 3 bits 2-0 are always read as zeros to indicate that the latched address is a double-word address. The address bits 31-18 are read as zeros. This is a 64-bit-aligned address is stored as an offset from the base of the TCRAM or ECC memory.</p> <p>For a redundant address decode and compare logic error this register stores the complete TCM access address rounded to a double-word boundary (bits 22-3). This error is also indicated by the ADDR DEC FAIL status flag in the RAMERRSTATUS register. No error address is stored as a result of a redundant address logic test.</p> <p>The register has to be read-cleared to enable further error address captures. Reading the register does not clear its contents but enables the register to be updated with an uncorrectable error address.</p> <p>This register can only be reset by asserting power-on reset, and holds the last error address even after a system reset.</p>
2-0	Reserved	0	Read returns 0. Writes have no effect.

### 6.7.8 TCRAM Module Test Mode Control Register (RAMTEST)

The RAMTEST register, shown in [Figure 6-10](#) and described in [Table 6-9](#), controls the test mode of the TCRAM Module.

**Figure 6-10. TCRAM Module Test Mode Control Register (RAMTEST) [offset = 30h]**

31	Reserved								16
15	9	8	7	6	5	4	3	0	
Reserved		TRIGGER	TEST MODE	Reserved		TEST ENABLE			
R-0		R/WP-0	R/WP-0	R-0		R/WP-5h			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 6-9. TCRAM Module Test Mode Control Register (RAMTEST) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read returns 0. Writes have no effect.
8	TRIGGER		Test Trigger. This is an auto reset test trigger used to test the redundant address decode and compare logic. A redundant address decode test is executed when test mode is enabled and the test trigger is applied by writing a 1 to this bit. The trigger is valid only if test is enabled and the correct mode is configured in the TEST MODE field, and the RAMERRSTATUS and RAMUERRADDR registers are in the cleared state.
7-6	TEST MODE		Test Mode. This field selects either equality or inequality testing schemes.  If TEST MODE is set to 2h, equality check is done. The test stimulus stored in ADDRTEST_VECT register is fed directly to both the channels of the comparator. If the XOR of these two inputs <b>is not zero</b> then UERR interrupt is generated and ADDR COMP LOGIC FAIL flag is set in RAMERRSTATUS register.  If TEST MODE is set to 1h, inequality check is done. The test stimulus stored in ADDRTEST_VECT register is inverted and fed into one channel and the non-inverted vector is fed into the other channel. If the XOR of these inputs <b>is zero</b> then the UERR interrupt is generated and ADDR COMP LOGIC FAIL flag is set in RAMERRSTATUS register.
5-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	TEST ENABLE	5h All Others	Test Enable. This is a 4-bit key to enable the redundant address decode and compare logic test scheme. If the test scheme is enabled then the compare logic uses the test vector inputs from the ADDRTEST_VECT register. The functional path comparison is disabled when test mode is enabled.  5h: Test mode is enabled. All Others: Test mode is disabled.

**NOTE:** For equality test:

- If the comparator matches (no true silicon fail), there is no status bit set for ADDR COMP LOGIC FAIL or ADDR DEC FAIL.
- If there is true silicon malfunction, ADDR COMP LOGIC FAIL & ADDR DEC FAIL will be set, no UERRADDRESS is captured.

For inequality test, the compare vector will not match since non-inverted and inverted values of the same test vector are fed to the comparator:

- If there is no silicon malfunction on any of the comparator bits, then only ADDR DEC FAIL will be set. This is chosen so that we can ensure the functional ADDR DEC FAIL status bit data path can be tested.
- If there is a silicon malfunction on any of the comparator bits, then, ADDR COMP LOGIC FAIL & ADDR COMP LOGIC FAIL will be set, no UERRADDRESS is captured.

### 6.7.9 TCRAM Module Test Mode Vector Register (RAMADDRDECVECT)

The RAMADDRDECVECT register, shown in [Figure 6-11](#) and described in [Table 6-10](#), is used for testing the redundant address decode and compare logic of the TCRAM Module.

**Figure 6-11. TCRAM Module Test Mode Vector Register (RAMADDRDECVECT) [offset = 38h]**

31	27	26	25	16
Reserved	ECC SELECT			Reserved
R-0	R/WP-0			R-0
15		RAM CHIP SELECT		0
		R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 6-10. TCRAM Module Test Mode Vector Register (RAMADDRDECVECT) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	ECC SELECT		ECC Select. This bit is used to store the ECC select value for the redundant address decode and compare logic. The stored value is passed as test stimulus for the built-in test scheme.
25-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	RAM CHIP SELECT		RAM Chip Select. This field is used to store the RAM chip select value for the redundant address decode and compare logic. The stored value is passed as test stimulus for the built-in test scheme.

### 6.7.10 TCRAM Module Parity Error Address Register (RAMPERRADDR)

The RAMPERRADDR register, shown in [Figure 6-12](#) and described in [Table 6-11](#), stores the address for which an address-parity error was detected.

**Figure 6-12. TCRAM Module Parity Error Address Register (RAMPERRADDR) [offset = 3Ch]**

31	23	22	16
Reserved		ADDRESS PARITY ERROR ADDRESS	
R-0		R-U	
15	3	2	0
ADDRESS PARITY ERROR ADDRESS		Reserved	
R-U		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-11. TCRAM Module Parity Error Address Register (RAMPERRADDR) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Read returns 0. Writes have no effect.
22-3	ADDRESS PARITY ERROR ADDRESS		Parity Error Address. This register stores the double-word boundary (bits 22-3) of the TCM access address for which there was an address parity error. This register must be read-cleared to enable further error address captures. Reading the register does not clear the register contents but enables the register to be updated with a new parity error address. This is a 64-bit-aligned address is stored as an offset from the base of the TCRAM or ECC memory.
2-0	Reserved	0	Read returns 0. Writes have no effect.

## ***Programmable Built-In Self-Test (PBIST) Module***

---

---

This chapter describes the programmable built-in self-test (PBIST) controller module used for testing the on-chip memories on the Hercules microcontrollers.

Topic	Page
7.1 Overview .....	314
7.2 RAM Grouping and Algorithm .....	315
7.3 PBIST Flow .....	316
7.4 Memory Test Algorithms on the On-chip ROM .....	318
7.5 PBIST Control Registers .....	320
7.6 PBIST Configuration Example .....	331

## 7.1 Overview

The PBIST (Programmable Built-In Self-Test) controller architecture provides a run-time-programmable memory BIST engine for varying levels of coverage across many embedded memory instances.

### 7.1.1 Features of PBIST

- Information regarding on-chip memories, memory groupings, memory background patterns and test algorithms stored in dedicated on-chip PBIST ROM
- Host processor interface to configure and start BIST of memories
- Supports testing of PBIST ROM itself as well
- Supports testing of each memory at its maximum access speed in application
- Implements intelligent clock gating to conserve power

---

**NOTE:** Refer the device datasheet for the maximum PBIST ROM clock frequency supported.

---

### 7.1.2 PBIST vs. Application Software-Based Testing

The PBIST architecture consists of a small coprocessor with a dedicated instruction set targeted specifically toward testing memories. This coprocessor executes test routines stored in the PBIST ROM and runs them on multiple on-chip memory instances. The on-chip memory configuration information is also stored in the PBIST ROM. The testing is done in parallel for each of the CPU data RAMs, while it is done sequentially for the rest of the memories.


The PBIST Controller architecture offers significant advantages over tests running on the main Cortex-R4F processor (application software-based testing):

- Embedded CPUs have a long access path to memories outside the tightly-couple memory sub-system, while the PBIST controller has a dedicated path to the memories specifically for the self-test
- Embedded CPUs are designed for their targeted use and are often not easily programmed for memory test algorithms.
- The memory test algorithm code on embedded CPUs is typically significantly larger than that needed for PBIST.
- The embedded CPU is significantly larger than the PBIST controller.

### 7.1.3 PBIST Block Diagram

Figure 7-1 illustrates the basic PBIST blocks and its wrapper logic for the device.

**Figure 7-1. PBIST Block Diagram**



### 7.1.3.1 On-chip ROM

The on-chip ROM contains the information regarding the algorithms and memories to be tested.

### 7.1.3.2 Host Processor Interface to the PBIST Controller Registers

The Cortex-R4F CPU can select the algorithm and RAM groups for the memories' self-test from the on-chip ROM based on the application requirements. Once the self-test has executed, the CPU can query the PBIST controller registers to identify any memories that failed the self-test and to then take appropriate next steps as required by the application's author.

### 7.1.3.3 Memory Data Path

This is the read and write data path logic between different system and peripheral memories tightly coupled to the PBIST memory interface. The PBIST controller executes each selected algorithm on each valid memory group sequentially until all the algorithms are executed.

---

**NOTE:** Not all algorithms are designed to run on all RAM groups. If an algorithm is selected to run on an incompatible memory, this will result in a failure. Refer to [Table 2-14](#) and [Table 2-15](#) for RAM grouping and algorithm information.

---

## 7.2 RAM Grouping and Algorithm

[Table 2-14](#) gives the list of RAM groups and their types supported on the device. [Table 2-15](#) maps the different algorithms supported in application mode for the RAM groups with the background patterns used for the particular algorithm.

---


**NOTE:** March13 is the most recommended algorithm for the memory self-test.

---

### 7.3 PBIST Flow

Figure 7-2 illustrates the memory self-test flow.

**Figure 7-2. PBIST Memory Self-Test Flow Diagram**



### **7.3.1 PBIST Sequence**

1. Configure the device clock sources and domains so that they are running at their target frequencies.
2. Program the HCLK to PBIST ROM clock ratio by configuring the ROM\_DIV field (bits 9:8) of the MSTGCR register of the system module. Check the device datasheet for the maximum supported PBIST ROM clock frequency.
3. Enable PBIST Controller by setting bit 1 of MSIENA register in system module.
4. Enable the PBIST self-test by writing a value of 0x0A to bits 3:0 of the MSTGCR in the system module.
5. Wait for N VBUS clock cycles based on the HCLK to PBIST ROM clock ratio:
  - N = 16 when HCLK:PBIST ROM clock is 1:1
  - N = 32 when HCLK:PBIST ROM clock is 1:2
  - N = 64 when HCLK:PBIST ROM clock is 1:4
  - N = 64 when HCLK:PBIST ROM clock is 1:8
6. Write 3h to PACT register to enable the PBIST internal clocks and ROM interface clock.
7. Program the ALGO register to decide which algorithm from the instruction ROM must be selected (the default value of ALGO register is all 1's, meaning all algorithms are selected). Similarly, program the RINFOL and RINFOU registers to indicate whether a particular RAM group in the instruction ROM would get executed or not.

---

**NOTE:** In case of RAM Override (Override Register (OVER) = 00), the user should make sure that only the algorithms that run on similar RAMs are selected. If a single port algorithm is selected in ROM Algorithm Mask Register (ALGO), the RAM Info Mask Lower Register (RINFOL) and RAM Info Mask Upper Register (RINFOU) must select only the single port RAM's. The same applies for two port RAM's. Check [Table 2-14](#) for information on the memory types.

---

8. Program OVER = 1h to run PBIST self-test without RAM override. Program OVER = 0 to run PBIST self-test with RAM Override.
9. Write a value of 3h to the ROM mask register should the microcode for the Algorithms as well as the RAM groups loaded from the on chip PBIST ROM.
10. Write DLR (Data Logger register) with 14h to configure the PBIST run in ROM mode and to enable the config access. This starts the memory self-tests.
11. Wait for the PBIST self-test done by polling MSTDONE bit of MSTCGSTAT register in System Module.
12. Once self-test is completed, check the Fail Status registers FSRF0 and FSRF1.
  - In case there is a failure (FSRF0 or FSRF1 = 1h)
    - (a) Read RAMT register which indicates the RGS and RDS values of the failure RAM
    - (b) Read FSRC0 and FSRC1 registers which contains the failure count
    - (c) Read FSRA0 and FSRA1 registers which contains the address of first failure
    - (d) Read FSRDL0 and FSRDL1 registers which contains the failure data.
    - (e) Write a value of 2h to the STR register to resume the test.
  - In case there is no failure (FSRF0 and FSRF1 = 0) the memory self-test is completed.
    - (a) Disable the PBIST internal and ROM clocks by writing a 0 to the PACT register.
    - (b) Disable the PBIST self-test by writing a value of 5h to bits 3:0 of the MSTGCR in the system module
13. After required Memory tests are completed, Resume or Start the Normal Application software.

---

**NOTE:** The contents of the selected memory before the test will be completely lost. User software must take care of data backup if required. Typically the PBIST tests are carried out at the beginning of Application software.

---

**NOTE:** Memory test fail information is reported in terms of RGS:RDS and not RAM GROUP. Check [Table 2-14](#) for information on the RGS:RDS information applicable to each memory being tested.

## 7.4 Memory Test Algorithms on the On-chip ROM

This section provides a brief description for some of the test algorithms used for memory self-test.

### 1. March13N:

- March13N is the baseline test algorithm for SRAM testing. It provides the highest overall coverage. The other algorithms provide additional coverage of otherwise missed boundary conditions of the SRAM operation.
- The concept behind the general march algorithm is to indicate:
  - The bit cell can be written and read as both a 1 and a 0.
  - The bits around the bit cell do not affect the bit cell.
- The basic operation of the march is to initialize the array to a known pattern, then march a different pattern through the memory.
- Type of faults detected by this algorithm:
  - Address decoder faults
  - Stuck-At faults
  - Coupled faults
  - State coupling faults
  - Parametric faults
  - Write recovery faults
  - Read/write logic faults

### 2. Map Column:

- The MAP COLUMN algorithm is used to identify bit line sensitivities in the memory array. The memory array is loaded with a row stripe pattern of all 1s in the first row followed by all 0s in the second row and repeated throughout the array. Then the values are read down each column on consecutive cycles. The pattern in memory is inverted and run the column reads again.
- This particular pattern is looking for the following SRAM failure mechanisms:
  - Leakage due to a low resist path in a bit
  - An Open in the bit cell
  - Leakage on a BIT or BITN line
  - Miss-balance in the sense amp
  - Leakage in the sense
  - High resist in the sense amp
  - Failure of the pre-charge circuits after read operations

### 3. Pre-Charge:

- The Pre-Charge algorithm exercises the pre-charge capability within the SRAM array. It is important to specifically target this issue as it is the only part of the analog portion of the SRAM that is frequency sensitive.
- Similar to the MAP COLUMN algorithm, this algorithm works its way down the columns of the SRAM. However, unlike the MAP COLUMN, this algorithm sandwiches a write between two reads to force the worst-case conditions for the pre-charge circuits in the array.
- This test will fail when an increase in system frequency nears the minimum access time of the array, at this boundary:
  - High voltage should operate better than low voltage.
  - Likewise, low temperature should operate better than high temperature.

**4. DOWN1a:**

- The Down1 pattern forces the switching of all data bits and most address bits on consecutive read cycles. This is primarily a read/write test of the CPU/memory subsystem.
- The aggressive writes target at-speed write failures.
- It also targets row/column decode in the memory array.
- Targets the sense amps and sense amp multiplexors.
- Memory array output buffers.
- This algorithm operates as follows:
  - Load 1st half of the memory under test with one pattern.
  - Load 2nd half of the memory under test with the bit-wise inverse of the pattern.
  - Alternate sequential reads sequences between one sequence starting at the beginning of the array and a second sequence starting at the end of the array.
  - Upon completion of the read back, invert the patterns in both halves of the array and repeat the above step.
  - Perform an aggressive write sequence by alternating writes between the bottom half of the memory upwards with a data pattern and the top half of the memory downwards with the inverse data pattern.
  - Invert the data pattern for the above two steps to perform another sequence of aggressive writes.

**5. DTXN2a:**

This algorithm is used to target the global column decode Logic.

## 7.5 PBIST Control Registers

PBIST controller uses configuration registers for programming the algorithm and its execution. All the configuration registers are memory mapped for access by the CPU through the Peripheral Bus interface. The base address for the control registers is FFFF E400h.

---

**NOTE:** There is no watchdog functionality implemented in the PBIST controller. If a bad code is executed, the PBIST will run forever. The PBIST controller does not guard against this situation.

Registers are accessible only when the clock to PBIST controller is active. The clock is activated by first writing 0x3 to PACT register.

---

**Table 7-1. PBIST Registers**

Offset	Acronym	Register Description	Section
000h - 15Ch	Reserved	Reserved locations. Do not write to these locations.	
160h	RAMT	RAM Configuration Register	<a href="#">Section 7.5.1</a>
164h	DLR	Datalogger Register	<a href="#">Section 7.5.2</a>
168h - 17Ch	Reserved	Reserved locations. Do not write to these locations.	
180h	PACT	PBIST Activate/ROM Clock Enable Register	<a href="#">Section 7.5.3</a>
184h	PBISTID	PBIST ID Register	<a href="#">Section 7.5.4</a>
188h	OVER	Override Register	<a href="#">Section 7.5.5</a>
190h	FSRF0	Fail Status Fail Register 0	<a href="#">Section 7.5.6</a>
194h	FSRF1	Fail Status Fail Register 1	<a href="#">Section 7.5.6</a>
198h	FSRC0	Fail Status Count Register 0	<a href="#">Section 7.5.7</a>
19Ch	FSRC1	Fail Status Count Register 1	<a href="#">Section 7.5.7</a>
1A0h	FSRA0	Fail Status Address 0 Register	<a href="#">Section 7.5.8</a>
1A4h	FSRA1	Fail Status Address 1 Register	<a href="#">Section 7.5.8</a>
1A8h	FSRDL0	Fail Status Data Register 0	<a href="#">Section 7.5.9</a>
1B0h	FSRDL1	Fail Status Data Register 1	<a href="#">Section 7.5.9</a>
1C0h	ROM	ROM Mask Register	<a href="#">Section 7.5.10</a>
1C4h	ALGO	ROM Algorithm Mask Register	<a href="#">Section 7.5.11</a>
1C8h	RINFOL	RAM Info Mask Lower Register	<a href="#">Section 7.5.12</a>
1CCh	RINFOU	RAM Info Mask Upper Register	<a href="#">Section 7.5.13</a>

### 7.5.1 RAM Configuration Register (RAMT)

This register is divided into the following internal registers, none of which have a default value after reset. Figure 7-3 and Table 7-2 illustrate this register.

**Figure 7-3. RAM Configuration Register (RAMT) [offset = 0160h]**

31	24	23	16
RGS		RDS	
R/W-X			R/W-X
15	8	7	6
DWR	SMS	PLS	RLS
R/W-X	R/W-X	R/W-X	R/W-X
5	4	3	2
1	0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-2. RAM Configuration Register (RAMT) Field Descriptions**

Bit	Field	Value	Description
31-24	RGS		Ram Group Select. Refer Table 2-14 for information on the RGS value for each memory.
23-16	RDS		Return Data Select. Refer Table 2-14 for information on the RDS values for each memory.
15-8	DWR		Data Width Register
7-6	SMS		Sense Margin Select Register
5-2	PLS		Pipeline Latency Select
1-0	RLS		RAM Latency Select

This register provides the information regarding the memory being currently tested. In case of a PBIST failure, the application can read this register to identify the RGS:RDS values for the memory that failed the self-test.

### 7.5.2 Datalogger Register (DLR)

This register puts the PBIST controller into the appropriate comparison modes for data logging. Figure 7-4 and Table 7-3 illustrate this register.

**Figure 7-4. Datalogger Register (DLR) [offset = 0164h]**

31	16
Reserved	
R-0	
15	5
Reserved	DLR4
R-0	R/W-0
4	3
	Rsvd.
	R/W-1
3	2
	DLR2
	R/W-0
2	1
	Reserved
	R/W-0
1	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-3. Datalogger Register (DLR) Field Descriptions**

Bit	Field	Value	Description
31 - 5	Reserved	0	Reads return 0. Do not change these bits from their default value.
4	DLR4		Config access: setting this bit allows the host processor to configure the PBIST controller registers
3	Reserved	1	Do not change this bit from its default value of 1.
2	DLR2		ROM-based testing: setting this bit enables the PBIST controller to execute test algorithms that are stored in the PBIST ROM.
1 - 0	Reserved	00	Do not change these bits from their default value of 00.

- **DLR2: ROM-based testing mode**

Writing a 1 to this register starts the ROM-based testing. This register is used to initiate ROM-based testing from Config and ATE interfaces. Also, since a 1 in this bit position means the instruction ROM is used for memory testing, all the intermediate interrupts and PBIST done signal after each memory test are masked until all the selected algorithms in the ROM are executed for all RAM groups. However, a failure would stop the test and report the status immediately.

- **DLR4: Config access mode**

This mode, when set, indicates the CPU is being used to access PBIST.

### 7.5.3 PBIST Activate/ROM Clock Enable Register (PACT)

This is the first register that needs to be programmed to activate the PBIST controller. Bit [0] is used for static clock gating, and unless a '1' is written to this bit, all the internal PBIST clocks are shut off. Bit [1] is for turning on the clock going to the instruction ROM. [Figure 7-5](#) and [Table 7-4](#) illustrate this register.

**Figure 7-5. PBIST Activate/ROM Clock Enable Register (PACT) [offset = 0180h]**

31	Reserved	R-0	16
15	Reserved	R-0	2      1      0
			PACT1    PACT0 R/W-0    R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-4. PBIST Activate/ROM Clock Enable Register (PACT) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns 0. Writes have no effect.
1	PACT1	0 1	PBIST Activate Clock to on chip ROM is disabled Normal PBIST operation for ROM based testing
0	PACT0	0 1	ROM Clock Enable Register Disable internal PBIST clocks Enable internal PBIST clocks

- **PACT0**

This bit must be set to turn on internal PBIST clocks. Setting this bit asserts an internal signal that is used as the clock gate enable. As long as this bit is 0, any access to PBIST will not go through, and PBIST will remain in an almost zero-power mode.

- **PACT1**

Setting this bit turns on the clock going to the instruction ROM.

---


**NOTE:** This register must be programmed to 3h during application self-test.

---

### 7.5.4 PBIST ID Register

Functionality of this register is described in [Figure 7-6](#) and [Table 7-5](#).

**Figure 7-6. PBIST ID Register [offset = 184h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-5. PBIST ID Register Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reads return 0. Writes have no effect.
7-0	PBIST ID		This is a unique ID assigned to each PBIST controller in a device with multiple PBIST controllers.

### 7.5.5 Override Register (OVER)

Functionality of the register is described in [Figure 7-7](#) and [Table 7-6](#).

**Figure 7-7. Override Register (OVER) [offset = 0188h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-6. Override Register (OVER) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	Reserved	0	Reserved. This bit must not be changed from its default value of 0.
1	Reserved	0	Reserved. This bit must not be changed from its default value of 0.
0	OVER0	0	RINFO Override Bit The RAM info registers RINFOL and RINFOU are used to select the memories for test
		1	The memory information available from ROM will override the RAM selection from the RAM info registers RINFOL and RINFOU.

- **OVER0**

While doing ROM-based testing, each algorithm downloaded from the ROM has a memory mask associated with it that defines the applicable memory groups the algorithm will be run on. By default, this bit is set to 1, which means the memory mask that is downloaded from the ROM will overwrite the RAM info registers. The override bit can be reset by writing a 0 to it. In this case, the application can select the RAM groups to be tested by configuring the RAM info registers.

**NOTE:** When this override bit = 0, each algorithm selected in ALGO register will run on each RAM selected in RINFOL and RINFOU register. It must be ensured that:

1. Only the same type of memories (single port or two port) are selected, and
2. Only memories that are valid for all algorithms enabled via the ALGO register are selected.

If the above two requirements are not met, the memory self-test will fail.

### 7.5.6 Fail Status Fail Registers (FSRF0 and FSRF1)

These registers indicate if a failure occurred during a memory self-test. Bit 0 gets set whenever a failure occurs. FSRF0 indicates Port0 failures and FSRF1 indicates Port1 failures. The PBIST controller has these two ports in order to optimize testing of single-port and dual-port RAMs. [Figure 7-8](#) and [Table 7-7](#) illustrate the FSRF0 register, while [Figure 7-9](#) and [Table 7-8](#) illustrate the FSRF1 register.

**Figure 7-8. Fail Status Fail Register 0 (FSRF0) [offset = 0190h]**

31			16
	Reserved		
	R-0		
15		1	0
	Reserved		
	R-0	FSRF0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-7. Fail Status Fail Register 0 (FSRF0) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	FSRF0	0	Fail Status 0. This bit would be cleared by reset of the module using MSTGCR register in system module.
		1	No Failure Occured
		1	Indicates a failure on Port 0

**Figure 7-9. Fail Status Fail Register 1 (FSRF1) [offset = 0194h]**

31			16
	Reserved		
	R-0		
15		1	0
	Reserved		
	R-0	FSRF1	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-8. Fail Status Fail Register 1 (FSRF1) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	FSRF1	0	Fail Status 1. This bit would be cleared by reset of the module using MSTGCR register in system module.
		0	No Failure Occured
		1	Indicates a failure on Port 1

### 7.5.7 Fail Status Count Registers (FSRC0 and FSRC1)

These registers keep count of the number of failures observed during the memory self-test. The PBIST controller stops executing the memory self-test whenever a failure occurs in any memory instance for any of the test algorithms. The value in FSRC0 / FSRC1 gets incremented by one whenever a failure occurs and gets decremented by one when the failure is processed. FSRC0 is for Port 0 and FSRC1 is for Port 1. [Figure 7-10](#) and [Table 7-9](#) illustrate the FSRC0 register, while [Figure 7-11](#) and [Table 7-10](#) illustrate the FSRC1 register.

**Figure 7-10. Fail Status Count 0 Register (FSRC0) [offset = 0198h]**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-9. Fail Status Count 0 Register (FSRC0) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reads return 0. Writes have no effect.
7-0	FSRC0		Fail Status Count 0. Indicates the number of failures on port 0.

**Figure 7-11. Fail Status Count Register 1 (FSRC1) [offset = 019Ch]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-10. Fail Status Count Register 1 (FSRC1) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reads return 0. Writes have no effect.
7-0	FSRC1		Fail Status Count 1. Indicates the number of failures on port 1.

### 7.5.8 Fail Status Address Registers (FSRA0 and FSRA1)

These registers capture the memory address of the first failure on port 0 and port 1 respectively. [Figure 7-12](#) and [Table 7-11](#) illustrate the FSRA0 register, while [Figure 7-13](#) and [Table 7-12](#) illustrate the FSRA1 register.

**Figure 7-12. Fail Status Address 0 Register (FSRA0) [offset = 01A0h]**

31	Reserved	16
	R-0	
15	FSRA0	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-11. Fail Status Address 0 Register (FSRA0) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	FSRA0		Fail Status Address 0. Contains the address of the first failure.

**Figure 7-13. Fail Status Address 1 Register (FSRA1) [offset = 01A4h]**

31	Reserved	16
	R-0	
15	FSRA1	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-12. Fail Status Address 1 Register (FSRA1) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	FSRA1		Fail Status Address 1. Contains the address of the first failure.

### **7.5.9 Fail Status Data Registers (FSRDL0 and FSRDL1)**

These registers are used to capture the failure data in case of a memory self-test failure. FSRDL0 corresponds to Port 0, while FSRDL1 corresponds to Port 1. [Figure 7-14](#) and [Table 7-13](#) illustrate the FSRDL0 register, while [Figure 7-15](#) and [Table 7-14](#) illustrate the FSRDL1 register.

**Figure 7-14. Fail Status Data Register 0 (FSRDL0) [offset = 01A8h]**

31	FSRDL0	16
	R-AAAAh	
15	FSRDL0	0
	R-AAAAh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-13. Fail Status Data Register 0 (FSRDL0) Field Descriptions**

Bit	Field	Value	Description
31-0	FSRDL0		Failure data on port 0

**Figure 7-15. Fail Status Data Register 1 (FSRDL1) [offset = 01B0h]**

31	FSRDL1	16
	R-AAAAh	
15	FSRDL1	0
	R-AAAAh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-14. Fail Status Data Register 1 (FSRDL1) Field Descriptions**

Bit	Field	Value	Description
31-0	FSRDL1		Failure data on port 1

### 7.5.10 ROM Mask Register (ROM)

This two-bit register sets appropriate ROM access modes for the PBIST controller. The default value is 11b. This register is illustrated in [Figure 7-16](#). It can be programmed according to [Table 7-15](#).

**Figure 7-16. ROM Mask Register (ROM) [offset = 01C0h]**

31	Reserved		16
R-0			
15	Reserved	2	1 0
R-0		ROM	
R/W-3h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-15. ROM Mask Register (ROM) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns 0. Writes have no effect.
1-0	ROM	0	ROM Mask
		0h	No information is used from ROM
		1h	Only RAM Group information from ROM
		2h	Only Algorithm information from ROM
		3h	Both Algorithm and RAM information from ROM. This option should be selected for application self-test.

### 7.5.11 ROM Algorithm Mask Register (ALGO)

This register is used to indicate the algorithm(s) to be used for the memory self-test routine. Each bit corresponds to a specific algorithm. For example, bit 0 controls whether algorithm 1 is enabled or not. [Figure 7-17](#) and [Table 7-16](#) illustrate this register.

**Figure 7-17. ROM Algorithm Mask Register (ALGO) [offset = 01C4h]**

31	24	23	16
ALGO3			ALGO2
R/W-FFh			R/W-FFh
15	8	7	0
ALGO1			ALGO0
R/W-FFh			R/W-FFh

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-16. Algorithm Mask Register (ALGO) Field Descriptions**

Bit	Field	Value	Description
31		0	Algorithm 32 is not selected
		1	Selects algorithm 32 for PBIST run
30		0	Algorithm 31 is not selected
		1	Selects algorithm 31 for PBIST run
...			
0		0	Algorithm 1 is not selected
		1	Selects algorithm 1 for PBIST run
31-0		0	None of the algorithms are selected

---

**NOTE:** Please refer to [Table 2-15](#) for available algorithms and the memories on which each algorithm can be run.

---

### 7.5.12 RAM Info Mask Lower Register (RINFOL)

This register is to select RAM groups to run the algorithms selected in the ALGO register. For an algorithm to be executed on a particular RAM group, the corresponding bit in this register must be set to '1'. The default value of this register is all '1's, which means all the RAM Groups are selected. [Figure 7-18](#) and [Table 7-17](#) illustrate this register.

The information from this register is used only when bit 0 in OVER register is not set.

**Figure 7-18. RAM Info Mask Lower Register (RINFOL) [offset = 01C8h]**

31	24	23	16
RINFOL3		RINFOL2	
R/W-FFh		R/W-FFh	
15	8	7	0
RINFOL1		RINFOL0	
R/W-FFh		R/W-FFh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-17. RAM Info Mask Lower Register (RINFOL) Field Descriptions**

Bit	Field	Value	Description
31		0	RAM Group 32 is not selected
		1	Selects group 32 for PBIST run
30		0	RAM Group 31 is not selected
		1	Selects RAM group 31 for PBIST run
...			
0		0	RAM Group 1 is not selected
		1	Selects RAM Group 1 for PBIST run
31-0		0	None of the RAM Groups 1 to 32 are selected

---

**NOTE:** Please refer to [Table 2-14](#) for RAM info groups.

---

### 7.5.13 RAM Info Mask Upper Register (RINFOU)

This register is to select RAM groups to run the algorithms selected in the ALGO register. For an algorithm to be executed on a particular RAM group, the corresponding bit in this register should be set to '1'. The default value of this register is all '1's, which means all the RAM Info Groups would be selected. [Figure 7-19](#) and [Table 7-18](#) illustrate this register.

**Figure 7-19. RAM Info Mask Upper Register (RINFOU) [offset = 01CCh]**

31	24	23	16
RINFOU3		RINFOU2	
R/W-FFh		R/W-FFh	
15	8	7	0
RINFOU1		RINFOU0	
R/W-FFh		R/W-FFh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-18. RAM Info Mask Upper Register (RINFOU) Field Descriptions**

Bit	Field	Value	Description
31		0	RAM Group 64 is not selected
		1	Selects group 64 for PBIST run
30		0	RAM Group 63 is not selected
		1	Selects RAM group 63 for PBIST run
0		0	RAM Group 33 is not selected
		1	Selects RAM Group 33 for PBIST run
31-0		0	None of RAM Groups 33 to 64 are selected

## 7.6 PBIST Configuration Example

The following examples assume that the PLL is locked and selected as clock source with HCLK = 160 MHz and VCLK = 80 MHz.

### 7.6.1 Example 1 : Configuration of PBIST Controller to Run Self-Test on RAM Group 3

This example explains the configurations for running March13, Down1A and Map Column algorithms on RAM Group 3 (see device datasheet for RAM Group information).

1. Program the HCLK to PBIST ROM clock ratio to 1:2 in System Module.  
MSTGCR[9:8] = 1
2. Enable PBIST Controller in System Module.  
MSIENA[31:0] = 0x00000001
3. Enable the PBIST self-test in System Module.  
MSTGCR[3:0] = 0xA
4. Wait for at least 32 VCLK cycles in a software loop.
5. Enable the Pbist internal clocks and ROM interface clock.  
PACT = 0x3
6. Disable RAM Override. This will make the PBIST controller use the information provided by the application in the RINFOx and ALGO registers for the memory self-test.  
OVER = 0x0;
7. Select the Algorithm (refer [Table 2-15](#)).  
ALGO = 0x00000054 (Algo 3 = March13N, Algo 5 = down1A\_red, Algo 7 = Map column for two-port RAM Group 3)
8. Program the RAM group Info to select RAM Group 3 (refer [Table 2-14](#)).  
RINFOL = 0x00000004 (select RAM Group 3)  
RINFOU = 0x00000000 (since this device supports only 28 RAM Groups)
9. Select both Algorithm and RAM information from on chip PBIST ROM.  
ROM = 0x3
10. Configure PBIST to run in ROM Mode and start PBIST run.  
DLR = 0x14
11. Wait for PBIST test to complete by polling MSTDONE bit in System Module.  
while (MSTDONE !=1);
12. Once self-test is completed, check the Fail Status registers FSRF0 and FSRF1.  
In case there is a failure (FSRF0 or FSRF1=0x01)
  - (a) Read RAMT register which indicates the RGS and RDS values of the failure RAM.
  - (b) Read FSRC0 and FSRC1 registers which contains the failure count.
  - (c) Read FSRA0 and FSRA1 registers which contains the address of first failure.
  - (d) Read FSRDL0 and FSRDL1 registers which contains the failure data.
  - (e) Resume the Test if required using Program Control register (offset = 0x16C) STR = 2.

In case there is no failure (FSRF0 and FSRF1=0x00) the memory self-test is completed.

- (i) Disable the PBIST internal and ROM clocks.  
PACT = 0
- (ii) Disable the PBIST self-test.  
MSTGCR[3:0] = 0x5

## 7.6.2 Example 2 : Configuration of PBIST Controller to Run Self-Test on ALL RAM Groups

This example explains the configurations for running March13, Down1A and Mapcolumn algorithms on all RAM groups defined in the PBIST ROM.

1. Program the HCLK to PBIST ROM clock ratio to 1:2 in System Module.  
MSTGCR[9:8] = 1
  2. Enable PBIST Controller in System Module.  
MSIENA[31:0] = 0x00000001
  3. Enable the PBIST self-test in System Module.  
MSTGCR[3:0] = 0xA
  4. Wait for at least 32 VCLK cycles in a software loop.
  5. Enable the Pbist internal clocks and ROM interface clock.  
PACT = 0x3
  6. Enable RAM Override.  
OVER = 0x1;
  7. Select the Algorithms to be run (refer [Table 2-15](#)).  
ALGO = 0x000000FC (select March13N, Down1A and Map Column algorithms for single-port and two-port RAMs)
  8. Select both Algorithm and RAM information from on chip PBIST ROM.  
ROM = 0x3
  9. Configure PBIST to run in ROM Mode and kickoff PBIST test.  
DLR = 0x14
  10. Wait for PBIST test to complete by polling MSTDONE bit in System Module.  
while (MSTDONE !=1);
  11. Once self-test is completed, check the Fail Status registers FSRF0 and FSRF1.  
In case there is a failure (FSRF0 or FSRF1 = 0x01)
    - (a) Read RAMT register which indicates the RGS and RDS values of the failure RAM.
    - (b) Read FSRC0 and FSRC1 registers which contains the failure count.
    - (c) Read FSRA0 and FSRA1 registers which contains the address of first failure.
    - (d) Read FSRDL0 and FSRDL1 registers which contains the failure data.
    - (e) Resume the Test if required using Program Control register (offset = 0x16C) STR = 2.
- In case there is no failure (FSRF0 and FSRF1 = 0x00) the Memory self-test is completed.
- (i) Disable the PBIST internal and ROM clocks.  
PACT = 0
  - (ii) Disable the PBIST self-test.  
MSTGCR[3:0] = 0x5

## **CPU Self-Test Controller (STC) Module**

This chapter describes the basics and configuration of the CPU self-test controller present in the device.

Topic	Page
<b>8.1 General Description .....</b>	<b>334</b>
<b>8.2 Application Self-Test Flow .....</b>	<b>336</b>
<b>8.3 STC Test Coverage and Duration .....</b>	<b>338</b>
<b>8.4 STC Control Registers .....</b>	<b>339</b>
<b>8.5 STC Configuration Example .....</b>	<b>347</b>

## 8.1 General Description

The CPU self-test controller (STC) is used to test the ARM-CPU core using the Deterministic Logic Built-in Self-Test (LBIST) Controller as the test engine. To achieve better coverage for the self-test of complex cores like Cortex-R4, on-chip logic BIST is the preferred solution.

### 8.1.1 CPU Self-Test Controller Features

The CPU self-test controller has the following features:

- Capable of running the complete test as well as running a few intervals at a time
  - Ability to continue from the last executed interval (test set) as well as the ability to restart from the beginning (first test set)
  - Total of 24 intervals supported in this device
- Complete isolation of the self-tested CPU core from the rest of the system during the self-test run
  - The self-tested CPU core master bus transaction signals are configured to be in idle mode during the self-test run
  - Any master access to the CPU core under self-test (example: DMA access to CPU TCM) will be held until the completion of the self-test
- Ability to capture the failure interval number
- Timeout counter for the CPU self-test run as a fail-safe feature
- Able to read the MISR data (shifted from LBIST controller) of the last executed interval of the self-test run for debugging purposes
- STCCLK determines the self-test execution speed, STC clock divider (STCCLKDIV) register in the system module is used to divide HCLK (system clock) to generate STCCLK

### 8.1.2 STC Block Diagram

STC module provides an interface to the LBIST controller implemented on the core.

The CPU STC is composed of following blocks of logic:

- ROM Interface
- FSM and Sequence Control
- Register Block
- Peripheral Bus Interface (VBUSP Interface)
- STC Bypass/ATE Interface

#### 8.1.2.1 ROM Interface

This block handles the ROM address and control signal generation to read the self-test microcode from the ROM. The test microcode and golden signature value for each interval are stored in ROM.

##### 8.1.2.1.1 FSM and Sequence Control

This block generates the signals and data to the LBIST controller based on the seed, test\_type and scan chain depth.

##### 8.1.2.1.2 Clock Control

The CLOCK CNTRL sub-block handles the internal clock selection and clock generation for the ROM and LBIST controller.

#### 8.1.2.2 Register Block

This block handles the control of the self-test controller. This block contains various configuration and status registers which provide the result of a self-test run. These registers are memory mapped and accessible through the Peripheral Bus (VBUSP) Interface. This block controls the reseeding (reloading the existing seed of the PRPG) in the LBIST controller.


### 8.1.2.3 STC Bypass / ATE Interface

This is a production test interface. Only for TI internal use.

### 8.1.2.4 Peripheral Bus (VBUSP) Interface

STC control registers are accessed through Peripheral Bus (VBUSP) Interface. During application programming, configuration registers are programmed through the Peripheral Bus Interface to enable and run the self-test controller.

**Figure 8-1. STC Block Diagram**



## 8.2 Application Self-Test Flow

This section describes the STC module configuration and the application self-test flow that the user should follow for successful execution.

The following two configurations must be part of the STC initialization code:

- STC clock rate configuration, STC clock divider (STCCLKDIV) register in system module is used to divide HCLK(system clock) to generate STCCLK
- Clear SYSESR register before triggering an STC test

### 8.2.1 STC Module Configuration

- Configure the test interval count using STCGCR0[31:16] register. A maximum of 24 intervals are supported in the device. The user can run 24 intervals together or in slices. If the tests are run in slices, the user software can specify to the self-test controller whether to continue the run from the next interval onwards or to restart from interval 0 using bit STCGCR0[0]. This bit gets reset after the completion of the self-test run.
- Configure self-test run timeout counter preload register STCTPR. This register contains the total number of VBUS clock cycles it will take before a self-test timeout error (TO\_ERR) will be triggered after the initiation of the self-test run.
- Enable CPU self-test by writing the enable key to STCGCR1 register.

### 8.2.2 Context Saving

STC generates a CPU reset after completion of the test regardless of pass or fail. The user can run the STC test during startup or can divide STC into 24 or fewer intervals and run them during normal operation.

If STC is ran only on startup, the user software need not save the CPU contents since the reset caused will go through all startup configurations. User should check the STCGSTAT register for the self-test status before going to the application software.

If STC is divided into intervals and ran, user software must save the CPU contents and reload them after the CPU reset caused by the completion of the STC test interval. The check for STC status should bypass STC run if the reset is caused by an STC run to prevent a cyclic reset, i.e., if reset is caused by STC the second time through, then it should not be ran again. The user should also check the STCGSTAT register for the self-test status before restoring the application software.

Following are some of the registers that are required to be backed up before and restored after self-test:

1. CPU core registers (all modes R0-R15, PC, CPSR)
2. CP15 System Control Coprocessor registers - MPU control and configuration registers, Auxiliary Control Register used to Enable ECC, Fault Status Register etc.
3. CP13 Coprocessor Registers - FPU configuration registers, General Purpose Registers
4. Hardware Break Point and watch point registers like BVR, BSR, WVR, WSR etc.

For more information on the CPU reset, please refer to the *Cortex-R4 Technical Reference Manual version r1p3*.

---

**NOTE:** Check all reset source flags in the SYSESR register after a CPU BIST execution. If a flag in addition to CPU reset is set, clear the CPU reset flag and service the other reset sources accordingly.

---

### 8.2.3 Entering CPU Idle Mode

After enabling the STC test by writing the STC enable key, the test is triggered only after the CPU is taken to idle mode by executing the CPU Idle Instruction **asm(" WFI")**.


### 8.2.4 Self-Test Completion and Error Generation

At the end of each interval, the 128 bit MISR value (reflected in registers CPUx\_CURMISR[3:0]) from the DBIST controller is shifted into the STC. This is compared with the golden MISR value stored in the ROM.

At the end of a CPU self-test, the STC controller updates the status flags in the Global Status Register (STCGSTAT) and resets the CPU. In case of a MISR mismatch or a test timeout, an error is generated through the ESM module. TEST\_ERR signal is asserted when an MISR miscompare occurs during the self-test. A TO\_ERR is asserted when a timeout occurs during the self-test, meaning the test could not complete within the time specified in the timeout counter preload register STCTPR. However, at the device level, these two errors are combined and mapped to a single ESM channel. To identify which error occurred, user software must check the global status register (STCGSTAT) and fail status register STCFSTAT in the ESM interrupt service routine.

**Figure 8-2** illustrates the application self-test test flow chart, drawn based on the assumption that the device has gone through startup, necessary clocks initialized and SYSESR register bits cleared.

**Figure 8-2. Application Self-Test Flow Chart**



### 8.3 STC Test Coverage and Duration

The test coverage and number of test execution cycles (STCCLK) for each test interval when the device is running at HCLK = 180 MHz, VCLK = 90 MHz, and STCCLK = 90 MHz are shown in [Table 8-1](#).

**Table 8-1. STC Test Coverage and Duration**

Intervals	Test Coverage	Test Cycle	Test Time (us)
0	0	0	0
1	62.13	1365	15.17
2	70.09	2730	30.33
3	74.49	4095	45.50
4	77.28	5460	60.67
5	79.28	6825	75.83
6	80.90	8190	91.00
7	82.02	9555	106.17
8	83.10	10920	121.33
9	84.08	12285	136.50
10	84.87	13650	151.67
11	85.59	15015	166.83
12	86.11	16380	182.00
13	86.67	17745	197.17
14	87.16	19110	212.33
15	87.61	20475	227.50
16	87.98	21840	242.67
17	88.38	23205	257.83
18	88.69	24570	273.00
19	88.98	25935	288.17
20	89.28	27300	303.33
21	89.50	28665	318.50
22	89.76	30030	333.67
23	90.01	31395	348.83
24	90.21	32760	364.00

[Table 8-2](#) gives the typical STC execution times for 24 intervals at different clock rates.

**Table 8-2. Typical STC Execution Times**

Number of Intervals	@ HCLK = 180 MHz VCLK = 90 MHz STCCLK = 90 MHz	@ HCLK = 100 MHz VCLK = 100 MHz STCCLK = 50MHz	@ HCLK = 160 MHz VCLK = 80 MHz STCCLK = 80 MHz
24	364 us	655.20 us	409.50 us

## 8.4 STC Control Registers

STC control registers are accessed through Peripheral Bus (VBUSP) interface. Read and write access in 8,16 and 32 bit are supported. The base address for the control registers is FFFF E600h.

---

**NOTE:** In suspend mode, all registers can be written irrespective of user or privilege mode.

---

**Table 8-3. STC Control Registers**

Offset	Acronym	Register Description	Section
00	STCGCR0	STC Global Control Register 0	<a href="#">Section 8.4.1</a>
04h	STCGCR1	STC Global Control Register 1	<a href="#">Section 8.4.2</a>
08h	STCTPR	Self-Test Run Timeout Counter Preload Register	<a href="#">Section 8.4.3</a>
0Ch	STC_CADDR	STC Current ROM Address Register	<a href="#">Section 8.4.4</a>
10h	STCCICR	STC Current Interval Count Register	<a href="#">Section 8.4.5</a>
14h	STCGSTAT	Self-Test Global Status Register	<a href="#">Section 8.4.6</a>
18h	STCFSTAT	Self-Test Fail Status Register	<a href="#">Section 8.4.7</a>
1Ch	CPU1_CURMISR3	CPU1 Current MISR Register	<a href="#">Section 8.4.8</a>
20h	CPU1_CURMISR2	CPU2 Current MISR Register	<a href="#">Section 8.4.8</a>
24h	CPU1_CURMISR1	CPU1 Current MISR Register	<a href="#">Section 8.4.8</a>
28h	CPU1_CURMISR0	CPU1 Current MISR Register	<a href="#">Section 8.4.8</a>
2Ch	CPU2_CURMISR3	CPU2 Current MISR Register	<a href="#">Section 8.4.9</a>
30h	CPU2_CURMISR2	CPU2 Current MISR Register	<a href="#">Section 8.4.9</a>
34h	CPU2_CURMISR1	CPU2 Current MISR Register	<a href="#">Section 8.4.9</a>
38h	CPU2_CURMISR0	CPU2 Current MISR Register	<a href="#">Section 8.4.9</a>
3Ch	STCSCSCR	Signature Compare Self-Check Register	<a href="#">Section 8.4.9</a>

### 8.4.1 STC Global Control Register 0 (STCGCR0)

This register is described in [Figure 8-3](#) and [Table 8-4](#).

**Figure 8-3. STC Global Control Register 0 (STCGCR0) [offset = 00]**

31	INTCOUNT	16
	R/W-1	
15	Reserved	1 0
	R-0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 8-4. STC Global Control Register 0 (STCGCR0) Field Descriptions**

Bit	Field	Value	Description
31-16	INTCOUNT		Number of intervals of self-test run This register specifies the number of intervals to run for the self-test run. This corresponds to the number of intervals to be ran from the value reflected in the current interval counter.
15-1	Reserved	0	Read returns 0. Writes have no effect.
0	RS_CNT		Restart or Continue This bit specifies whether to continue the run from next interval onwards or to restart from interval 0. This bit gets reset after the completion of a self-test run. 0 Continue STC run from the previous interval. 1 Restart STC run from interval 0.

**NOTE:** On a powerup reset or system reset this register gets reset to its default values.

### 8.4.2 STC Global Control Register 1 (STCGCR1)

This register is described in [Figure 8-4](#) and [Table 8-5](#).

**Figure 8-4. STC Global Control Register 1 (STCGCR1) [offset = 04h]**

31	Reserved	16
	R-0	
15	Reserved	4 3 0
	R-0	R/WP-5h

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after nPORST (power on reset) or System reset

**Table 8-5. STC Global Control Register 1 (STCGCR1) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	STC_ENA	Ah All Others	Self-test run enable key Self-test run enabled. Self-test run disabled.

**NOTE:** On a powerup reset or system reset this register resets to its default values. Also this register automatically resets to its default values at the completion of a self-test run.

### 8.4.3 Self-Test Run Timeout Counter Preload Register (STCTPR)

This register is described in [Figure 8-5](#) and [Table 8-6](#).

**Figure 8-5. Self-Test Run Timeout Counter Preload Register (STCTPR) [offset = 08h]**

31		16
	RTOD	
	R/WP-1	
15		0
	RTOD	
	R/WP-1	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after nPORST (power on reset) or System reset

**Table 8-6. Self-Test Run Timeout Counter Preload Register (STCTPR)**

Bit	Field	Value	Description
31-0	RTOD		<p>Self-test timeout count preload</p> <p>This register contains the total number of VBUS clock cycles it will take before an self-test timeout error (TO_ERR) will be triggered after the initiation of the self-test run. This is a fail safe feature to prevent the device from hanging up due to a run away test during the self-test.</p> <p>The above preload count value gets loaded into the self-test time out down counter whenever a self-test run is initiated (STC_KEY is enabled) and gets disabled on completion of a self-test run.</p>

**NOTE:** This register gets reset to its default value with Power on or system reset assertion.

### 8.4.4 STC Current ROM Address Register (STC\_CADDR)

This register is described in [Figure 8-6](#) and [Table 8-7](#).

**Figure 8-6. STC Current ROM Address Register (STC\_CADDR) [offset = 0Ch]**

31		16
	ADDR	
	R-0	
15		0
	ADDR	
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after nPORST (power on reset) or System reset

**Table 8-7. STC Current ROM Address Register (STC\_CADDR) Field Descriptions**

Bit	Field	Value	Description
31-0	ADDR		<p>Current ROM Address</p> <p>This register reflects the current ROM address (for micro code load) which is the current value of the STC program counter.</p>

**NOTE:** When the global configuration register restart bit STCGCR0[0] is set to a 1 on the start of a self-test run, on a powerup reset or system reset this register resets to all zeroes.

#### 8.4.5 STC Current Interval Count Register (STCCICR)

This register is described in [Figure 8-7](#) and [Table 8-8](#).

**Figure 8-7. STC Current Interval Count Register (STCCICR) [offset = 10h]**

31		16
Reserved		
15	R-0	0
N		
R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-8. STC Current Interval Count Register (STCCICR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	N		Interval Number This specifies the last executed interval number.

**NOTE:** When the global configuration register restart bit STCGCR[0] is set to a 1 or on a powerup reset the current interval counter resets to the default value.

#### 8.4.6 Self-Test Global Status Register (STCGSTAT)

This register is described in [Figure 8-8](#) and [Table 8-9](#).

**Figure 8-8. Self-Test Global Status Register (STCGSTAT) [offset = 14h]**

31		8
Reserved		
R-0	2	1
Reserved		
R-0	TEST_FAIL	TEST_DONE
	R/WP-0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 8-9. Self-Test Global Status Register (STCGSTAT) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns 0. Writes have no effect.
1	TEST_FAIL	0	Test Fail Self-test run has not failed.
		1	Self-test run has failed.
0	TEST_DONE	0	Test Done Not completed. Self-test run completed. The test done flag is set to a 1 for any of the following conditions: 1. When the STC run is complete without any failure 2. When a failure occurs on a STC run 3. When a timeout failure occurs Reset is generated to the CPU on which the STC run is being performed when TEST_DONE goes high (the test is completed).
		1	

---


**NOTE:** The above 2 status bits can be cleared to their default values from a disabled state to an enabled state. Additionally when the STC\_ENA Key is written from a disabled state to enabled state the 2 status flags get cleared to their default values. This register gets reset to its default value with power on reset assertion.

---

#### 8.4.7 Self-Test Fail Status Register (STCFSTAT)

This register is described in [Figure 8-9](#) and [Table 8-10](#).

**Figure 8-9. Self-Test Fail Status Register (STCFSTAT) [offset = 18h]**



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after nPORST (power on reset) or System reset

**Table 8-10. Self-Test Fail Status Register (STCFSTAT) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TO_ERR	0	Timeout Error
		1	No time out error occurred.
1	CPU2_FAIL	0	Self-test run failed due to a timeout error.
		1	CPU2 failure info
0	CPU1_FAIL	0	No MISR mismatch for CPU2.
		1	Self-test run failed due to MISR mismatch for CPU2.
		0	CPU1 failure info
		1	No MISR mismatch for CPU1.
		1	Self-test run failed due to MISR mismatch for CPU1.

---


**NOTE:** The above 3 status bits can be cleared to their default values on a write of 1. Additionally when the STC\_ENA Key in STCGCR1 is written from a disabled state to an enabled state, the 3 status bits get cleared to their default values. This register gets reset to its default value with power on reset assertion.

---

#### 8.4.8 CPU1 Current MISR Register (CPU1\_CURMISR[3:0])


This register is described in [Figure 8-10](#) through [Figure 8-13](#) and [Table 8-11](#).

**Figure 8-10. CPU1 Current MISR Register (CPU1\_CURMISR3) [offset = 1Ch]**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 8-11. CPU1 Current MISR Register (CPU1\_CURMISR2) [offset = 20h]**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 8-12. CPU1 Current MISR Register (CPU1\_CURMISR1) [offset = 24h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 8-13. CPU1 Current MISR Register (CPU1\_CURMISR0) [offset = 28h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-11. CPU1 Current MISR Register (CPU1\_CURMISR[3:0]) Field Descriptions**


Bit	Field	Value	Description
127-0	MISR		MISR data from CPU1  This register contains the MISR data from the CPU1 for the most recent interval. This value is compared with the GOLDEN MISR value copied from ROM.

**NOTE:** This register gets reset to its default value with power on or system reset assertion.

#### **8.4.9 CPU2\_CURMISR[3:0] (CPU2 Current MISR Register)**


This register is described in [Figure 8-14](#) through [Figure 8-17](#) and [Table 8-12](#).

**Figure 8-14. CPU2 Current MISR Register (CPU2\_CURMISR3) [offset = 2Ch]**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 8-15. CPU2 Current MISR Register (CPU2\_CURMISR2) [offset = 30h]**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 8-16. CPU2 Current MISR Register (CPU2\_CURMISR1) [offset = 34h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 8-17. CPU2 Current MISR Register (CPU2\_CURMISR0) [offset = 38h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-12. CPU2 Current MISR Register (CPU2\_CURMISR[3:0]) Field Descriptions**

Bit	Field	Value	Description
127-0	MISR		MISR data from CPU2  This register contains the MISR data from the CPU2 for the most recent interval. This value is compared with the GOLDEN MISR value copied from ROM.

**NOTE:** This register gets reset to its default value with power on or system reset assertion.

### 8.4.10 STCSCSCR (Signature Compare Self-Check Register)

This register is described in [Figure 8-18](#). This register is used to enable the selfcheck feature of the CPU Self-Test Controller's (STC) signature compare logic. Selfcheck can only be done for the STC interval-0 which can be achieved by setting STCGCR0[0] to '0' ( restart) and STC run is expected to fail for signature miscompare. To proceed with regular CPU selftest STCSCSCR should be programmed to disable the selfcheck feature and STCGCR0[0] to '0'. This register gets reset to its default value with any system reset assertion.

**Figure 8-18. Signature Compare Self-Check Register (STCSCSCR) [offset = 3Ch]**

31	Reserved			16
	R-0			
15	Reserved	5	4	3 0
	R-0	R/WP-	0	R/WP-0101

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after nPORST (power on reset) or System reset

**Table 8-13. Signature Compare Self-Check Register (STCSCSCR) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved		Reads return zeros, writes have no effect
4	FAULT_INS	0	Enable / Disable fault insertion. No fault is inserted
		1	Insert stuck-at-fault inside CPU so that STC signature compare will fail
3-0	SELF_CHECK_KEY	1010	Signature compare logic self-check enable key Signature compare logic self-check is enabled. This allows a fault to be inserted using the FAULT_INS field.
		Any other value	Signature compare logic self-check is disabled The FAULT_INS field has no effect in this case.

## 8.5 STC Configuration Example

The following examples assume that the PLL is locked and selected as the system clock source with HCLK = 180 MHz and VCLK = 90 MHz.

### 8.5.1 Example 1: Self-Test Run for 24 Interval

This example explains the configurations for running STC Test for maximum Test Intervals 24.

1. Maximum STC clock rate support at 180 MHz HCLK is 90 MHz. Divide HCLK by 2 to achieve this clock rate. STCCLKDIV[26:24] register in the secondary system module frame at location 0xFFFFE108 is used.  
STCCLKDIV[26:24] = 1
2. Clear CPU RST status bit in the System Exception Status Register in the system module.  
SYSESR[5] = 1
3. Configure the test interval count in STC module.  
STCGCR0[31:16] = 24
4. Configure self-test run time out counter preload register.  
STCTPR[31:0] = 0xFFFFFFFF
5. Enable CPU self-test.  
STCGCR1[3:0]= 0xA;
6. Perform a context save of CPU state and configuration registers that get reset on CPU reset.
7. Put the CPU in idle mode by executing the CPU idle instruction.  
`asm(" WFI")`
8. Upon CPU reset, verify the CPU RST status bit in the System Exception Status Register is set. This also verifies that no other resets occurred during the self-test.  
SYSESR[5] == 1
9. Check the STCGSTAT register for the self-test status.  
Check TEST\_DONE bit before evaluating TEST\_FAIL bit.

If TEST\_DONE =0 the self-test is not completed. restart the STC test by going to Step 5.

If (TEST\_DONE =1 and TEST\_FAIL= 1) the self-test is completed and Failed.

- Read STC Fail Status Register STCFSTAT[2:0] to identify the type of Failure (Timeout, CPU1 fail, CPU2 fail).

In case there is no failure (TEST\_DONE =1 and TEST\_FAIL = 0), the CPU self-test is completed successfully.

- Recover the CPU status, configuration registers and continue the application software.

## CPU Compare Module for Cortex<sup>TM</sup>-R4F (CCM-R4F)

This chapter describes the CPU compare module for Cortex-R4F (CCM-R4F). This device implements two instances of the Cortex-R4F CPU which are running in lock step to detect faults which may result in unsafe operating conditions. The CCM-R4F detects faults and signals them to an error signaling module (ESM).

---

**NOTE:** In general, R4F is used when referencing the Cortex CPU used in the Hercules family of devices; however, the floating-point functionality is a device-specific option and may not be included in some devices. Consult your device-specific datasheet to determine which core is included on your specific device being used.

---

Topic	Page
9.1 Main Features .....	349
9.2 Block Diagram .....	349
9.3 Module Operation .....	350
9.4 Control Registers .....	353

## 9.1 Main Features

Safety-critical applications require run-time detection of faults in the Central Processing Unit (CPU). For this purpose, the CPU Compare Module for Cortex-R4F (CCM-R4F) compares the core compare bus outputs of two Cortex-R4F CPUs running in a 1oo1D (one-out-of-one, with diagnostics) lockstep configuration. Any difference in the core compare bus outputs of the CPUs is flagged as an error. For diagnostic purposes, the CCM-R4F also incorporates a self-test capability to allow for boot time checking of hardware faults within the CCM-R4F itself.


The main features of the CCM-R4F are:

- run-time detection of faults
- self-test capability
- error forcing capability

## 9.2 Block Diagram

[Figure 9-1](#) shows the interconnection diagram of the CCM-R4F with the two Cortex-R4F CPUs. The core compare bus outputs of the CPUs are compared in the CCM-R4F. To avoid common mode impacts, the signals of the CPUs to be compared are temporally diverse. The output signals of the master CPU are delayed 2 cycles while the input signals of checker CPU are delayed 2 cycles.

**Figure 9-1. Block Diagram**



## 9.3 Module Operation

The CCM-R4F compares the core compare bus outputs of the master and checker Cortex-R4F CPUs on the microcontroller and signals an error on any mismatch. This comparison is started 6 CPU clock cycles after the CPU comes out of reset to ensure that CPU output signals have propagated to a known value after reset. Once comparison is started, the CCM module continues to monitor the outputs of two CPUs without any software intervention. Upon an error software needs to handle it.

The CCM-R4F can run in one of the following four operating modes:

1. 1oo1D lock step
2. self-test
3. error forcing
4. self-test error forcing

The operating mode can be selected by writing a dedicated key to the key register (MKEY).

### 9.3.1 1oo1D Lock Step Mode

This is the default mode on start-up.

In lock step mode, the compare bus output signals of both CPUs are compared. A difference in the CPU compare bus outputs is indicated by signalling an error to the ESM which sets the error flag "CCM-R4F - compare".

---

**NOTE:** The CPU compare error asserts "CCM-R4F self-test error" flag as well. By doing this, the CPU compare error has two paths ("CCM-R4F - compare" and "CCM-R4F self-test error" flag) to the ESM, so that even if one of the paths fails, the error is still propagated to the ESM.

---

Not all internal registers of the Cortex R4F CPU have fixed values upon reset. To avoid an erroneous CCMR4F compare error, the application software needs to ensure that the CPU registers of both CPUs are initialized with the same values before the registers are used, including function calls where the register values are pushed onto the stack.

### 9.3.2 Self-Test Mode

In self-test mode, the CCM-R4F checks itself for faults. During self-test, the compare error module output signal is deactivated. Any fault detected inside the CCM-R4F will be flagged by ESM error "CCM-R4F - selftest".

In self-test mode, the CCM-R4F automatically generates test patterns to look for any hardware faults. If a fault is detected, then a self-test error flag is set, a self-test error signal is asserted and sent to the ESM, and the self-test is terminated immediately. If no fault is found during self-test, the self-test complete flag is set. In both cases, the CCM-R4F remains in self-test mode after the test has been terminated or completed, and the application needs to switch the CCM-R4F mode by writing another key to the mode key register (MKEY). During the self-test operation, the compare error signal output to the ESM is inactive irrespective of the compare result.

There are two types of patterns generated by CCM-R4F during self-test mode:

- (i) Compare Match Test
- (ii) Compare Mismatch Test

CCM-R4F first generates Compare Match Test patterns, followed by Compare Mismatch Test patterns. Each test pattern is applied on both CPU signal inputs of the CCM-R4F's compare block and clocked for one cycle. The duration of self-test is 3615 CPU clock cycles (GCLK).

---

**NOTE:** During self-test, both CPUs can execute normally, but the compare logic will not be checking any CPU signals. Also during self-test, only the compare unit logic is tested and not the memory mapped register controls for the CCM-R4F. The self-test is not interruptible.

---

### 9.3.2.1 Compare Match Test

During the Compare Match Test, there are four different test patterns generated to stimulate the CCM-R4F. An identical vector is applied to both input ports at the same time expecting a compare match. These patterns cause the self-test logic to exercise every CPU compare bus output signal in parallel. If the compare unit produces a compare mismatch then the self-test error flag is set, the self-test error signal is generated, and the Compare Match Test is terminated.

The four test patterns used for the Compare Match Test are:

- All 1s on both CPU signal ports
- All 0s on both CPU signal ports
- 0xA<sub>s</sub> on both CPU signal ports
- 0x5<sub>s</sub> on both CPU signal ports

These four test patterns will take four clock cycles to complete. illustrates the sequence of Compare Match Test.

**Table 9-1. Compare Match Test Sequence**

CPU 1 Signal Position								CPU 2 Signal Position								Cycle		
n:8	7	6	5	4	3	2	1	0	n:8	7	6	5	4	3	2	1	0	Cycle
1s	1	1	1	1	1	1	1	1	1s	1	1	1	1	1	1	1	1	0
0s	0	0	0	0	0	0	0	0	0s	0	0	0	0	0	0	0	0	1
0xA	1	0	1	0	1	0	1	0	0xA	1	0	1	0	1	0	1	0	2
0x5	0	1	0	1	0	1	0	1	0x5	0	1	0	1	0	1	0	1	3

### 9.3.2.2 Compare Mismatch Test

During the Compare Mismatch Test, the number of test patterns is equal to twice the number of CPU output signals to compare in lock step mode. An all 1s vector is applied to the CCM-R4F's CPU1 input port and the same pattern is also applied to the CCM-R4F's CPU2 input port but with one bit flipped starting from signal position 0. The un-equal vector will cause the CCM-R4F to expect a compare mismatch at signal position 0, if the CCM-R4F logic is working correctly. If, however, the CCM-R4F logic reports a compare match, the self-test error flag is set, the self-test error signal is asserted, and the Compare Mismatch Test is terminated.

This Compare Mismatch Test algorithm repeats in a domino fashion with the next signal position flipped while forcing all other signals to logic level 1. This sequence is repeated until every single signal position is verified on both CPU signal ports.

The Compare Mismatch Test is terminated if the CCM-R4F reports a compare match versus the expected compare mismatch. This test ensures that the compare unit is able to detect a mismatch on every CPU signal being compared. Table 9-2 illustrates the sequence of Compare Mismatch Test. There is no error signal is sent to ESM if the expected errors are seen with each pattern.

**Table 9-2. Compare Mismatch Test Sequence**

CPU 1 Signal Position										CPU 2 Signal Position										Cycle							
n	n-1:8								7	6	5	4	3	2	1	0	n	n-1:8									
1	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1s	1	1	1	1	1	1	1	0	0	
1	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1s	1	1	1	1	1	1	1	0	1	
1	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1s	1	1	1	1	1	1	1	0	1	
1	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1s	1	1	1	1	1	1	1	0	1	
::																											
1	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1s	1	1	1	1	1	1	1	1	n-1	
1	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1s	1	1	1	1	1	1	1	1	n
1	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1s	1	1	1	1	1	1	1	1	n+1
1	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1s	1	1	1	1	1	1	1	1	n+2
1	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1s	1	1	1	1	1	1	1	1	n+3
1	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1s	1	1	1	1	1	1	1	n+4
::																											
1	0	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1s	1	1	1	1	1	1	1	1	2n-1	
0	1	1s	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1s	1	1	1	1	1	1	1	1	2n	

### 9.3.3 Error Forcing Mode

In error forcing mode, a test pattern is applied to the CPU related inputs of the CCM-R4F compare logic to force an error in the compare error output signal of the compare unit. The ESM error flag “CCM-R4F - compare” is expected after the error forcing mode completes. As a side effect, the “CCM-R4F self-test error” flag is also asserted whenever the CPU compare error is asserted.

Error forcing mode is similar to the Compare Mismatch Test operation of self-test mode in which an unequal vector is applied to the CCM-R4F CPU signal ports. The error forcing mode forces the compare mismatch to actually assert the compare error output signal. This ensures that faults in the path between CCM-R4F and ESM is detected.

Only one hardcoded test pattern is applied into CCM-R4F during error forcing mode. A repeated 0x5 pattern is applied to CPU1 signal port of CCM-R4F input while a repeated 0xA pattern is applied to the CPU2 signal port of CCM-R4F input. The error forcing mode takes one cycle to complete. Hence, the failing signature is presented for one clock cycle. After that, the mode is automatically switched to lock step mode. The key register (MKEY) will indicate the lock step key mode once it is switched to lock step mode. During the one cycle required by the error forcing test, the CPU output signals are not compared. User should expect the ESM to trigger a response (report the CCM-R4F fail). If no error is detected by ESM, then a hardware fault is present.

### 9.3.4 Self-Test Error Forcing Mode

In self-test error forcing mode, an error is forced at the self-test error signal. The compare unit is still running in lockstep mode and the key is switched to lockstep after one clock cycle. The ESM error flag “CCM-R4F - selftest” is expected after the self-test error forcing mode completes. Once the expected errors are seen, the application can clean the error through ESM module.

### 9.3.5 Operation During CPU Debug Mode

Certain debug operations place the CPU in a halting debug state where the code execution is halted. Because halting debug events are asynchronous, there is a possibility for the debug requests to cause loss of lockstep. CCM-R4F will disable upon detection of halting debug requests. Core compare error will not be generated and flags will not update. A CPU reset is needed to ensure the CPUs are again in lockstep and will also re-enable the CCM-R4F.

## 9.4 Control Registers

This section describes the CCM-R4F registers. Each register begins on a 32-bit word boundary. The registers support 32-bit, 16-bit and 8-bit accesses.

**Table 9-3. Module Registers**

Offset	Acronym	Register Description	Section
FFFF F600h	CCMSR	CCM-R4F Status Register	<a href="#">Section 9.4.1</a>
FFFF F604h	CCMKEYR	CCM-R4F Key Register	<a href="#">Section 9.4.2</a>

### 9.4.1 CCM-R4F Status Register (CCMSR)

Figure 9-2. CCM-R4F Status Register (CCMSR) (Offset = FFFF F600h)

31	Reserved								17	16	
R-0								CPME			
15	9	8	7					2	1	0	
Reserved	STC		Reserved		STET	STE		R-0	R-0		
R-0	R-0		R-0								

LEGEND: R/W = Read/Write; R = Read only; C = Clear; WP = Write in Privileged mode only; -n = value after reset

Table 9-4. CCM-R4F Status Register (CCMSR) Field Descriptions <sup>(1)</sup>

Bit	Field	Value	Description
31-17	Reserved	0	Reads return zeros and writes have no effect.
16	CMPE	0	Compare Error <b>Read in User and Privileged mode. Write in Privileged mode only.</b> Read: CPU signals are identical. Write: Leaves the bit unchanged.
		1	Read: CPU signal compare mismatch. Write: Clears the bit.
15-9	Reserved		Reads return zeros and writes have no effect.
8	STC	0	Self-test Complete <b>Note:</b> This bit is always 0 when not in self-test mode. Once set, switching from self-test mode to other modes will clear this bit. <b>Read/Write in User and Privileged mode.</b> Read: Self-test on-going if self-test mode is entered. Write: Writes have no effect.
		1	Read: Self-test is complete. Write: Writes have no effect.
7-2	Reserved		Reads return zeros and writes have no effect.
1	STET	0	Self-test Error Type <b>Read/Write in User and Privileged mode.</b> Read: Self-test failed during Compare Match Test if STE = 1. Write: Writes have no effect.
		1	Read: Self-test failed during Compare Mismatch Test if STE = 1. Write: Writes have no effect.
0	STE	0	Self-test Error <b>Note:</b> This bit gets updated when the self-test is complete or an error is detected. <b>Read/Write in User and Privileged mode.</b> Read: Self-test passed. Write: Writes have no effect.
		1	Read: Self-test failed. Write: Writes have no effect.

<sup>(1)</sup> The contents of this register should be interpreted in context of what test was selected. That is what mode is CCM operating in.

### 9.4.2 CCM-R4F Key Register (CCMKEYR)

**Figure 9-3. CCM-R4F Key Register (CCMKEYR) (Offset = FFFF F604h)**

31	Reserved	16
R-0		
15	Reserved	4      3      0
R-0    MKEY R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in Privileged mode only; -n = value after reset

**Table 9-5. CCM-R4F Key Register (CCMKEYR) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return to zeros and writes have no effect.
3-0	MKEY		<p>Mode Key <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>0      Read: Returns current value of the MKEY.       Write: Lockstep mode.</p> <p>6h     Read: Returns current value of the MKEY.       Write: Self-test mode.</p> <p>9h     Read: Returns current value of the MKEY.       Write: Error Forcing mode.</p> <p>Fh     Read: Returns current value of the MKEY.       Write: Self-test Error Forcing mode.</p> <p><b>Note:</b> It is recommended to not write any other key combinations. Invalid keys will result in switching operation to lockstep mode.</p>

## Oscillator and PLL

This chapter describes the oscillator and PLL clock source paths for the device.

Topic	Page
10.1 Introduction .....	357
10.2 Quick Start .....	358
10.3 Oscillator .....	359
10.4 Low Power Oscillator and Clock Detect (LPOCLKDET) .....	361
10.5 PLL .....	364
10.6 Control Registers .....	372
10.7 Phase-Locked Loop Theory of Operation .....	385
10.8 Programming Example .....	388

## 10.1 Introduction

This Technical Reference Manual chapter provides an overview of the oscillator and PLL clock source paths for the device.

The oscillator macro will pass a signal driven into the OSCIN pin to clock source 0 which is the default clock source on reset. When a crystal or resonator with appropriate load circuitry is connected to OSCIN and OSCOUT, the oscillator macro drives the crystal/resonator to generate the input waveform. In addition to being directly usable as clock source 0, the oscillator clock is the input to the PLL.

The oscillator frequency is continuously monitored by a dedicated clock detect circuit. If the frequency falls out of a fixed range, the clock detect switches the clock from the oscillator to an internally generated, free-running frequency (from the low power oscillator (LPO)).

The phase lock loop (PLL), a circuit in the microcontroller, is used to multiply the input frequency to some higher (device operation) frequency. This frequency synthesis is useful for generating higher frequencies than can be conveniently achieved with an external crystal or resonator. Additionally, the PLL allows the flexibility to be able to synthesize one of multiple frequency options from a given crystal or resonator.

Frequency modulation can be superimposed on the synthesized frequency. The modulation provides a means to reduce the impact of electromagnetic radiation from the device; this reduction in measured radiation can be useful in sensitive applications.

### 10.1.1 Features

The main features of the source clock path are:

- The oscillator may drive a crystal/resonator or be driven from an external source
- The clock detect provides continuous monitoring of the oscillator frequency and provides an automatic switch over to a free-running clock in case of oscillator failure.
- The FM-PLL module can be operated in either modulation or non-modulation mode.
- The phase-frequency detector assures lock to the fundamental reference frequency.


$$f_{PLL} = \frac{f_{OSCIN}}{NR} \frac{NF}{OD \times R} \quad (2)$$

- Configurable prescale divider (NR) for the input clock
- Configurable multiplier (NF)
- Configurable postscale dividers (OD, R)
- The PLL may be used with modulation enabled.
  - Configurable modulation frequency (NS)
  - Configurable modulation depth (NV)
- The slip control circuitry provides flexible response to a PLL failure (slip) including reset or automatic switch over to oscillator.

## 10.2 Quick Start

The purpose of this section is to provide an overview of how to configure the oscillator and PLL clock paths on power-up. More detailed descriptions are presented in later sections. [Figure 10-1](#) shows the oscillator and PLL clock paths.

**Figure 10-1. Clock Path From Oscillator Through PLL To Device**



While power-on reset is asserted (low), the oscillator and low power oscillator (LPO) are enabled and start-up by default. After power-on reset is released to a high level, the clock detect circuit (CLKDET) begins to monitor the oscillator. If the oscillator is within a valid range, the oscillator becomes the default clock for the device as it exits reset; if the oscillator is not within a valid range, the clock detect selects the high-frequency low power oscillator as the default clock for the device.

The low power oscillator has a wide frequency range which also creates a large valid window for the clock detect; in order to refine the clock detect window, the low power oscillator can be trimmed. The initial trim value is stored in one-time programmable section of the flash memory, address 0xF008\_01B4. Bits 31:16 of this word contain a 16 bit value that may be programmed into LPOMONCTL(15:0) in order to initialize the trim for both HF LPO and LF LPO. Software should read the initial trim values from flash and write them to the control register.


The PLL is disabled by default on power-up. The PLL control registers (PLLCTL1 and PLLCTL2) must be configured to set the desired output frequency. Then, the system PLL may be enabled (CSDISCLR.1). Similarly, the 2nd PLL must be configured in PLLCTL3 and enabled (CSDISCLR.6). Each PLL has a valid bit that indicates the PLL is locked (CSVSTAT.1 and CSVSTAT.6 respectively).

Prior to selecting the PLL clock as the source for a clock domain (e.g. GCLK, HCLK, ACLKV1), the domain and modules on the domain must be configured to accept the new frequency. An example of a module that should be configured prior to selecting the PLL as clock source for GCLK and HCLK is the memory wrapper to insure that access times are maintained correctly.

## 10.3 Oscillator

The clock generation path through the PLL begins with the oscillator. The oscillator consists of three separate pads -- OSCIN, OSCOUT, and Kelvin\_GND (see [Figure 10-2](#)).

**Figure 10-2. Clock Generation Path**



The oscillator is responsible for two independent functions:

1. The oscillator is responsible for generating positive feedback in the external crystal/resonator with appropriate load and tank circuitry. At start-up, the oscillator amplifies random noise. The external circuitry acts like a band-pass and selects the crystal/resonator frequency to provide as positive feedback into the amplifier. The positive feedback increases the amplitude of the output waveform into the crystal/resonator (and the load circuitry), and the voltage waveform shows an envelope of increasing amplitude. The oscillator can drive a crystal frequency that is within the data sheet range  $t_{c(OSC)}$ .

Looking at the input waveform into OSCIN, the voltage waveform is an AC-coupled, filtered version of the OSCOUT waveform. The band-pass functionality of the crystal/resonator removes any distortion that might exist on the OSCOUT waveform, leaving a sinusoidal input waveform.

---

**NOTE: Vendor Validation of Resonators/Crystals**

The crystal is a very tight bandpass filter while a resonator is a somewhat wider bandpass. The load circuitry pulls the center frequency of the bandpass.

Texas Instruments strongly encourages each customer to submit samples of the device to the resonator/crystal vendor for validation. The vendor is equipped to determine what load capacitances will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature and voltage extremes. The vendor also factors in margins for variations in the microcontroller process.


2. The oscillator is also responsible for squaring-up the input waveform. This squaring-up converts the sinusoid into a square wave at the core logic levels. The input path limits the input frequency range as a low-pass filter with a cutoff frequency.

The oscillator has a frequency range that is determined by the driving capability of external crystals/resonators (feedback path). If a clock is driven directly into the oscillator, then the feedback path is not relevant and the frequency range is determined solely by the forward path (which typically allows a higher frequency); the device can support inputs within the data sheet range  $t_{c(OSC\_Sqr)}$ .

### 10.3.1 Oscillator Implementation

The oscillator operates at 3.3V and uses a constant current source to drive current onto the OSCOUT node. An internal transistor shunts the current (and current from the external circuitry) to GND. This current steering drives the voltage waveform on OSCOUT.

**Figure 10-3. Oscillator Implementation**



### 10.3.2 Oscillator Enable

The oscillator is enabled asynchronously when nPORRST is low.

The oscillator is enabled by clearing bit 0 in CSDIS or setting bit 0 in CSDISCLR (in the System module). The bit sends a start signal to the oscillator. Bit 0 of CSDIS register is cleared to 0 by default on a system or power-on reset so that the oscillator starts-up by default. After the oscillator swings at a high-enough amplitude to pass an input clock into the core domain and nPORRST is released, 1024 oscillator periods are counted before setting the OSCILLATOR VALID flag in the System module. The oscillator generates clock source 0 in the global clock module (GCM).

### 10.3.3 Oscillator Disable

Clock sources (e.g. OSC, PLL) can be disabled by writing the CSDIS or CSDISSET registers within the system module. These bits allow the clock source to disable but do not force the behavior until the clock is no longer used as the source for a clock domain (e.g. GCLK, VCLK, VCLK2, RTICLK). The Oscillator VALID flag is cleared after clock disable is asserted (which occurs after all clock domains are stopped).

The oscillator disable signal places the oscillator into a low power state, disconnects the feedback (bias) resistor between OSCIN and OSCOUT, and OSCIN is grounded.

## 10.4 Low Power Oscillator and Clock Detect (LPOCLKDET)

The Low Power Oscillator (LPO) is comprised of two oscillators -- HF LPO and LF LPO -- in a single macro. The low power oscillator and clock detect (LPOCLKDET) uses a relaxation oscillator to generate an internal clock whose frequency is NOT tightly controlled. This frequency is used to monitor the oscillator input frequency and is also available as an independent clock source in the GCM.

The LPO produces two frequencies:

- High-frequency low power oscillator (HF LPO) with a nominal frequency of 10MHz and a range from 5.5MHz to 19.5MHz; the HF LPO generates clock source 5 in the GCM.
- Low-frequency low power oscillator (LF LPO) with a nominal frequency of 105KHz and a range from 55KHz to 200KHz; the LF LPO generates clock source 4 in the GCM.

A single current source drives current onto a capacitor; when the voltage on the capacitor exceeds some threshold, the clock toggles. The LPO uses a single current source and the two different comparators to generate the HF LPO and LF LPO frequencies. The LPO is controlled by 4 different bit fields -- CSDIS.(5:4), HFTRIM(4:0), LFTRIM(4:0), and BIASEN.

- CSDIS.5 enables/disables the comparator that generates HF LPO.
- CSDIS.4 enables/disables the comparator that generates LF LPO.
- The HF TRIM and LF TRIM bit fields vary the current into the comparator to independently trim the HF LPO and LF LPO frequencies (see [Section 10.6.9](#)).
- BIAS ENABLE (LPOMONCTL.24) enables/disables the current source which drives the LPO.

### 10.4.1 Clock Detect

The LPO HF clock frequency is typically near 10MHz but ranges from 5.5MHz to 19.5MHz. The clock detect establishes a window for the oscillator by:

$\text{OSCIN} > \text{HF LPO}_{\min} / 4$	$\text{OSCIN} / 4 < \text{HF LPO}_{\max}$
$\text{OSCIN} > 5.5[\text{MHz}] / 4 = 1.375[\text{MHz}]$	$\text{OSCIN} < 4 \times 19.5 = 78[\text{MHz}]$

The clock detect circuit works by checking for a rising edge on one clock (oscillator or HF LPO) between rising edges of the other clock. The result is that in addition to flagging incorrect, repeating frequencies, the circuit also fails due to transient conditions.

The low end of the clock detect window ignores a transient low phase of at least 12 HF LPO cycles.

---

**NOTE: Clock Detection of Oscillator MUST be Disabled Before Disabling HF LPO**

The HF LPO frequency is the comparison frequency for the oscillator. The clock detection must be disabled prior to disabling the HF LPO frequency.

If the clock detection is NOT disabled prior to disabling the HF LPO, the clock detect circuitry will fail the oscillator as too fast (compared to the non-existent HF LPO). The clock detect circuitry will switch to the non-existent clock, leaving the device without a valid clock.

---

### 10.4.2 Behavior on Oscillator Failure

If the oscillator frequency fails, the clock detects supplies:

- the HF LPO clock to GCM clock source 0 instead of the oscillator
- the HF LPO clock to GCM clock source 1 instead of the PLL

The HF LPO signal will be available as three different clock sources:

- GCM clock source 0 (replacing the oscillator)
- GCM clock source 1 (replacing the PLL)
- GCM clock source 4 as HF LPO

The automatic switch-over from oscillator to HF LPO allows the application to execute at a reduced frequency and respond to a problem with the external crystal/resonator. During and after an oscillator failure, the oscillator VALID bit is set along with the OSC FAIL flag.

It is useful to explicitly change the GHVSRC register, defining the current clock source for GCLK/HCLK/VCLK domains, to the HF LPO after an oscillator failure.

When reset on oscillator failure is set, PLLCTL1.23 (ROF), the device responds to an oscillator failure by generating a device reset.

### 10.4.3 Recovery from Oscillator Failure

If the oscillator fails, the clock detect switches the HF LPO frequency onto the oscillator source into the GCM. The OSCFAIL flag is also set within the System module.

The oscillator may be re-enabled (though if the failure was caused by a hard-fault, the re-enable will fail) through the following procedure:

1. Switch all clock domains from the oscillator to the HF LPO (e.g. GHVSRC uses HF LPO, ACLKV uses HF LPO or VCLK,...).
2. If the PLL is used, disable the PLL with CSDISSET.
3. Disable the oscillator with CSDISSET. This action resets the clock detect and allows the oscillator to propagate through GCM clock source 0.
4. Re-enable the oscillator with CSDISCLR.
5. Clear the OSC FAIL flag in the System register by writing a 1 to the bit. The PLL slip bits may also be set on an oscillator failure. These can also be cleared.
6. Switch the clock domains back to the oscillator.
7. Re-enable the PLL.

---

**NOTE: Clock Re-Enable Procedure Will Fail If Caused by a Hard Failure**

Although it is possible to re-enable the oscillator after a failure, if the oscillator failure was caused by a hard fault (e.g. disconnected crystal/resonator terminal), the re-enable process will fail.

---

### 10.4.4 LPOCLKDET Enable

The LPO is enabled by default while nPORRST is low. During this time, the current source initializes, holding the relaxation oscillator in reset until initialized. After the current source releases the HF LPO and the LF LPO, these clock frequencies slew to their final frequencies; the final frequency may be achieved while nPORRST is active or after its release. After, nPORRST is released, the HF LPO Valid signal is set 32 HF LPO clock cycles later.

The clock detect is enabled once the oscillator and HF LPO are valid. Because an oscillator failure could occur from reset, the clock detect logic must provide an override path. If the HF LPO is valid and the oscillator is not valid, the clock detect circuitry will become active (overriding the oscillator invalid signal) after 16K LF LPO cycles (about 200ms).

### 10.4.5 LPOCLKDET Disable

#### 10.4.5.1 Disable Clock Detect

It is possible to disable the clock detect circuitry. For protection, this clock detect disable employs a 2-bit key:

- RANGE DET ENA SSET (CLKTEST.24) must be set to 1
- RANGE DET CTRL (CLKTEST.25) must be cleared to 0

In this case, the LPO HF and LF clocks are still active but the clock detect circuitry is disabled. The clock detect unconditionally switches GCM\_CLK\_SRC(0) back to the oscillator so care should be taken to insure that the oscillator is good before disabling the clock detect circuitry.

#### 10.4.5.2 Disable LPO HF and LF clocks

The LPO may be disabled by holding the relaxation oscillator clocks (HF and LF) in reset. The clock detect must be disabled, and any clock domains using either HF or LF clocks must be switched to a different clock source. The LPO HF clock is reset by setting CSDIS.5; CSDISSET.5 is an easy way to set specific bits without disturbing the rest of the register. The HF LPO clock disables several HF LPO cycles after CSDIS is set.

Similarly, the LPO LF clock is reset by setting CSDIS.4, and in a similar way CSDISSET.4 can set the specific CSDIS register bit without using a read-modify-write construction. The LF LPO disables several LF LPO cycles after CSDIS is set.

Restarting the LPO clocks from this condition is fast and is known as a warm re-start. The CSDISCLR register allows the user to clear CSDIS bits without using a read-modify-write code-construct.

#### 10.4.5.3 Disable LPO Current Bias

The LPO current source may be disabled after the clock detect is disabled and HF and LF clock sources are disabled. Turning off this current source places the LPOCLKDET into its lowest power configuration. The bias may be disabled by clearing the BIAS ENABLE bit (LPOMONCTL.24).

Restarting the LPO when the bias current has been disabled requires the current source to initialize first and is, therefore slower than a warm re-start; re-enabling the LPO from this condition is known as a warm re-start (similar to what happens during nPORRST active).

#### 10.4.6 Trimming the HF LPO Oscillator

The HF LPO range varies considerably around 10MHz from device to device. In order to provide tighter monitoring of the crystal/resonator, it is useful to trim the oscillator. During device test, a trim value is written into the one-time programmable section of the flash memory (OTP), address 0xF008\_01B4. Bits 31:16 of this OTP word contain a 16 bit value that may be programmed into LPOMONCTL(15:0) in order to initialize the trim for both HF LPO and LF LPO.

When trimming the HF LPO, it is recommended to step the trim value so as not to make a large change to any TRIM setting.

After the initial trim, further trimming may be done in LPOMONCTL, using the dual clock compare module (DCC, please see Dual Clock Compare User's Guide) in order to determine the resultant frequency. This module allows for comparison of two clock frequencies. Once the HF LPO is determined to be in-range with the initial HFTRIM setting from the OTP, the crystal oscillator may be used as a reference against which the HF LPO and LF LPO may be further adjusted.

## 10.5 PLL

The following bit fields from PLLCTL1 and PLLCTL2 configure the PLL:

- REFCLKDIV[5:0]
- PLLMUL[15:0]
- ODPLL[2:0]
- PLLDIV[4:0]
- SPR\_AMOUNT[8:0]
- SPREADINGRATE[8:0]
- FMENA


The PLL is responsible for synthesizing an output frequency from the input clock (from the oscillator); [Figure 10-4](#) shows a simple block diagram of the PLL. The FM-PLL divides the reference input for a lower frequency input into the PLL ( $f_{INTCLK} = f_{CLKIN}/NR$ ). The PLL multiplies this internal frequency by NF to get the VCO output clock frequency ( $f_{Output CLK} = f_{INTCLK} * NF$ ). The PLL output is subsequently divided by two prescale values (OD and R). The value of OD is an integer from 1-8 and R is an integer from 1-32. This output clock, PLL CLK, sources GCM clock source 1. Valid frequencies are shown in [Table 10-1](#) while [Table 10-2](#) shows how that encoding is generated from the PLL bit fields.

[ $f_{(post\_ODCLK)}$  and  $f_{(HCLK)}$  are data sheet parameters.]

**Table 10-1. Valid Frequency Ranges for PLL**

	Frequency Limit
$f_{CLKIN}$	$f_{(OSC\_Sqr)}$
$f_{INTCLK}$	1MHz - $f_{(OSC\_Sqr)}$
$f_{Output CLK}$	150MHz - 550MHz
$f_{post-ODCLK}$	$f_{(post\_ODCLK)}$
$f_{PLL CLK}$	$f_{(HCLK)}$

**Figure 10-4. Operation of the FM-PLL module**



**Table 10-2. PLL Value Encoding**

PLL	
<b>NR</b>	$NR = REFCLKDIV[5...0] + 1$ (3)
<b>NF</b>	Non-modulated: $NF = \frac{(PLLMUL[15...0] + 1 \ll 8)}{256}$ (4) Modulated: $NF = \frac{(PLLMUL[15...0] + MULMOD[8...0] + 1 \ll 8)}{256}$ (5)
<b>NV</b>	$NV = \frac{(SPRAMOUNT[8...0] + 1)}{2048}$ (6)
<b>NS</b>	$NS = SPRRATE[8...0] + 1$ (7)
<b>OD</b>	$OD = ODPLL[2...0] + 1$ (8)

**NOTE: ODPLL change should occur prior to enabling asynchronous clock domains**

Since changing the ODPLL bit-field causes the PLL CLK to be gated, these changes to ODPLL should be completed before configuring a clock domain for an asynchronous clock source. Some clock domains (e.g. RTICLK, AVCLK) require a frequency relationship to the VCLK.


$$f_{VCLK} \geq 3 \times \frac{f_{RTISRC}}{RTIDIV}$$

If the PLL is clocking VCLK and it is stopped for some cycles, then the frequency relationship is temporarily violated.

Many asynchronous domains require frequency relationships between VCLK and the asynchronous domain. Therefore, if the PLL clock is the source for GCLK, HCLK and VCLK, then the gating produces a short-term change in the PLL clock frequency (and hence also the VCLK frequency). As such, this frequency change could violate the requirements for an asynchronous clock domain.

### 10.5.1 Modulation

Optionally, the frequency can be modulated, that is, a controlled jitter is introduced onto the baseline frequency of the PLL. This modulation mechanism is not shown in [Figure 10-4](#). When the PLL is used in the modulating mode, the programmable modulation block varies the PLL frequency from the baseline frequency ( $f_{\text{baseline}} = (f_{\text{CLKIN}}/\text{NR}) * \text{NF}/(\text{OD} * \text{R})$ ) to  $f_{\text{baseline}} * (1 - 2 * \text{Depth})$  in a period defined by  $1/f_s$ ; the modulation waveform is triangular and should be enabled after lock.



The modulation is digital and the spreading profile is triangular, down-spread which implies:

- the modulation waveform is composed of a series of frequency steps.
- the modulation frequency and modulation depth are both well controlled due to their digital character.
- the average frequency during modulation is lower than the average frequency prior to enabling modulation. The depth of modulation, however, sets the new average frequency.
- the modulation frequency must be selected slower than the loop bandwidth. From a practical perspective, NS should be near 20.

The modulation fields have a simple geometric meaning:

- the modulation step size is:

$$\frac{N V}{N F} \times f_{OutputCLK} \quad (9)$$

- the number of steps per modulation period is  $2 \times NS$
- the modulation depth is given by:

$$\Delta f = \frac{N S}{2} \times \frac{N V}{N F} \times f_{OutputCLK}$$

$$Depth [\%] = \frac{N S}{2} \times \frac{N V}{N F} \quad (10)$$

- the modulation frequency is:

$$T_{mod} = \frac{f_{osc}}{2 \times NR \times NS} \quad (11)$$

- MULMOD minimizes frequency offset when programmed as:  

$$(SPRAMOUNT[8...0]+1)(SPRRATE[8...0]+1)$$

$$16 \quad (12)$$

---

**NOTE: Modulation should be enabled after Lock**

Enable modulation after the lock is completed.

---

### 10.5.2 PLL Output Control

The outputs from the PLL are the output clock, slip signals and VALID.

- RFSLIP -- the RFSLIP signal indicates that the Output CLK is running *too fast* relative to INTCLK and sets a status flag in the System's GLBSTAT register if the slip signal is active during normal PLL operation; the RFSLIP bit is masked off while the PLL is not active and during the PLL's lock period.
- FBSLIP -- the FBSLIP signal indicates that the Output CLK is running *too slow* relative to INTCLK and sets a status flag in the System's GLBSTAT register if the slip signal is active during normal PLL operation; the FBSLIP bit is masked off while the PLL is not active and during the PLL's lock period.
- PLL Slip -- OR of the two PLL slip signals. Typically this signal is used to generate a consolidated slip signal to the device (e.g. error logic or exception generation). Also used to gate VALID.

---

**NOTE: Clearing Slip Bits**

In order to clear any of the slip bits, it is necessary to disable the PLL first.

---

- VALID -- is driven based upon whether the output clock -- PLL CLK -- is gated or not. However, the VALID signal is dependent upon the PLL Slip signals so that VALID cannot be set if either slip signal is active.
- PLL Clock -- The PLL output clock runs at the programmed frequency. When enabled, it takes some time to acquire the programmed frequency (see [Section 10.5.2.1](#)). Similarly, the disable has some timing/constraints (see [Section 10.5.2.2](#)).

### 10.5.2.1 PLL Enable

After setting the PLL control registers, the clock source is enabled by clearing the appropriate bit in CSDIS or setting the appropriate bit in CSDISCLR (in the System module). The bit sends a signal to the PLL which starts the process of enabling the PLL.

1. The PLL checks to make sure that the oscillator is ON. If not, it turns the oscillator ON.
2. The PLL begins a locking process in which the PLL slews from a starting frequency point to the programmed frequency. During this lock period, the PLL slip signals are typically active, and the PLL masks off the signals during this phase. The lock phase takes the following length of time:

	<b>LPOMONCTRL.16 = 0 (OSCIN &lt;= 20MHz)</b> Counters clocked by OSCIN /1	<b>LPOMONCTRL.16 = 1 (OSCIN &gt; 20MHz)</b> Counters clocked by OSCIN /4
<b>Lock</b>	$T_{Lock} = (127 \times T_{OSCIN}) + (1024 \times NR \times T_{OSCIN})$	$T_{Lock} = (127 \times 4 \times T_{OSCIN}) + (1024 \times NR \times T_{OSCIN})$
<b>Enable clocks after lock</b>	$T_{Enable} = 6 \times T_{OSCIN}$	$T_{Enable} = 18 \times T_{OSCIN}$

3. After the lock phase is complete (when lock counters expire), the PLL releases the slip signals to the system.
4. Then, after the slip signals are released and a delay to enable the clocks, the clock is released to the system and the VALID bit for the PLL is set in the Clock Source Valid register (CSVSTAT).

### 10.5.2.2 PLL Disable

Clock sources (e.g. OSC, PLL) can be disabled by writing the CSDIS or CSDISSET registers within the system module. These bits allow the clock to disable but do not force the behavior until the clock is no longer used as the source for a clock domain (e.g. GCLK, VCLK, VCLK2, RTICLK).

The PLL receives a signal to disable after the clock is no longer used by any clock domain. Within the PLL, the clock is disabled and the VALID bit becomes inactive. Then the PLL is placed into a low power state after the following length of time:

	<b>LPOMONCTRL.16 = 0</b> Counters clocked by OSCIN /1	<b>LPOMONCTRL.16 = 1</b> Counters clocked by OSCIN /4
<b>Disable clocks after lock</b>	$T_{Enable} = 150 \times T_{OSCIN}$	$T_{Enable} = 582 \times T_{OSCIN}$

### 10.5.2.3 OD-divider Change

The PLL gates the clock if the ODPLL bit-field is changed while the PLL is active. The output clock from the PLL is gated for 3 or 12 OSCIN clock cycles. As the post-ODCLK is gated in the low phase, the output clock to the device -- PLL CLK -- may be gated in a high or low phase though the transition is always glitchless.

	<b>LPOMONCTRL.16 = 0</b> Counters clocked by OSCIN /1	<b>LPOMONCTRL.16 = 1</b> Counters clocked by OSCIN /4
<b>Change ODPLL</b>	$T_{ODPLL} = 3 \times T_{OSCIN}$	$T_{ODPLL} = 3 \times 4 \times T_{OSCIN}$

**NOTE: ODPLL change should occur prior to enabling asynchronous clock domains**

Since changing the ODPLL bit-field causes the PLL CLK to be gated, these changes to ODPLL should be completed before configuring a clock domain for an asynchronous clock source. Some clock domains (e.g. RTICLK, AVCLK) require a frequency relationship to the VCLK.

$$f_{VCLK} \geq 3 \times \frac{f_{RTISRC}}{RTIDIV}$$

If the PLL is clocking VCLK and it is stopped for some cycles, then the frequency relationship is temporarily violated.

Many asynchronous domains require frequency relationships between VCLK and the asynchronous domain. Therefore, if the PLL clock is the source for GCLK, HCLK and VCLK, then the gating produces a short-term change in the PLL clock frequency (and hence also the VCLK frequency). As such, this frequency change could violate the requirements for an asynchronous clock domain.

#### 10.5.2.4 Changing the PLL Operating Point While the PLL is Active

Once the valid bit is set, software may change values to the PLL. If the change of values results in a small percentage change to the VCO frequency ( $\Delta f_{OutputCLK} < 0.1 \times f_{OutputCLK}$ ), then these changes can be done on-the-fly. In this mode, the values are updated into the PLL synchronously, and the PLL re-locks to the new value without gating the clocks or the slip bits. If the operating point change is too large, then the slip bits will be set.

Conversely, if the changes to the VCO frequency are large, then the PLL should be disabled prior to changing the values. Typically, any change to the REFCLKDIV field or large changes to the PLLMUL field requires a complete disable-and-relock strategy.

#### 10.5.2.5 Summary of PLL Timings

In addition to controlling the lock period and disabling the clock during an ODPLL change, the PLL also generates reset delays. When power-on reset is released (nPORRST 0 --> 1), that release is delayed by 1024 OSCIN cycles so that it is released at the same time that the oscillator valid is asserted. The system reset release is delayed by an additional 8 oscillator clock cycles.

**Table 10-3. State Machine Timings**

	LPOMONCTRL.16 = 0 Counters clocked by OSCIN /1	LPOMONCTRL.16 = 1 Counters clocked by OSCIN /4
nPORRST delay	$T_{nPORRST} = 1024 \times T_{OSCIN}$	$T_{nPORRST} = 1024 \times T_{OSCIN}$
nRST delay	$T_{nRST} = 1032 \times T_{OSCIN}$	$T_{nRST} = 1032 \times T_{OSCIN}$
OSC valid	$T_{OSCVALID} = 1024 \times T_{OSCIN}$	$T_{OSCVALID} = 1024 \times T_{OSCIN}$
Lock	$T_{Lock} = (127 \times T_{OSCIN}) + (1024 \times NR \times T_{OSCIN})$	$T_{Lock} = (127 \times 4 \times T_{OSCIN}) + (1024 \times NR \times T_{OSCIN})$
Enable clocks after lock	$T_{Enable} = 6 \times T_{OSCIN}$	$T_{Enable} = 18 \times T_{OSCIN}$
Disable clocks after lock	$T_{Enable} = 150 \times T_{OSCIN}$	$T_{Enable} = 582 \times T_{OSCIN}$
Change ODPLL	$T_{ODPLL} = 3 \times T_{OSCIN}$	$T_{ODPLL} = 3 \times 4 \times T_{OSCIN}$

### 10.5.3 Behavior on PLL Fail

The PLL allows flexible response to a PLL failure (slip). Like the oscillator, the PLL clock is configured by default to automatically switch-over to the oscillator in case of a PLL slip. (In this case, the oscillator sources GCM clock source 1 as well as GCM clock source 0. Also, if the oscillator fails, LPO HF is sourced to both GCM clock sources 0 and 1.)

The PLL slip outputs indicate that the PLL is running either too fast or too slow. These error output toggle when the PLL is locking and when the PLL is disabling. The PLL blocks these slip outputs during these times, leaving them active only while the PLL is active.

A slip after the PLL has locked and while it is active is an indication of a PLL failure. The PLL provides slip-filtering which enhances the flexibility of the PLL's response to failure. The slip-filtering circuit samples the slip based on HF LPO. The filter defines the number of consecutive HF LPO cycles for which the slip signal must be active before the slip is recognized. This slip is latched in the System status bit RFSLIP and FBSLIP.

The PLL may enable/disable the automatic switch over as well as the error signaling; if the error signaling is enabled, a PLL slip may be configured to generate a reset. The automatic switch-over and suppression of the error signals are controlled by the bypass on slip bit field -- BPOS[1:0] (PLLCTL1.(30:29)). When BPOS[1:0] is disabled (BPOS[1:0] = 10b):


- automatic response to the PLL slip is prevented
- ESM/exception is NOT generated
- reset on slip is not generated regardless of the state of the ROS bit
- status bits are set on a PLL slip independent of BPOS[1:0]

When BPOS[1:0] is enabled (BPOS[1:0] = 00b OR 01b OR 11b):

- PLL slip causes the clock source into GCM clock source 1 to shift from the PLL to the oscillator
- ESM/exception is generated
- reset on slip is generated if ROS is set

The effect of BPOS[1:0] on the system is shown in [Figure 10-5](#).

**Figure 10-5. PLL Slip Detection & Reset/Bypass Block Diagram**



#### 10.5.4 Recovery From a PLL Failure

If the PLL fails, PLL slip causes the clock source into GCM clock source 1 to shift from the PLL to the oscillator. The RFSLIP or FBSLIP flag is also set within the System module.

The PLL may be re-enabled (though if the failure was caused by a hard-fault, the re-enable will fail) through the following procedure:

1. Switch all clock domains from the PLL to the oscillator (e.g. GHVSRC uses oscillator, ACLKV uses oscillator or VCLK,...).
2. Disable the PLL with CSDISSET. This action disables the PLL and causes the slip signal to no longer be driven. Valid is not released until the slip is cleared.
3. Clear the RFSLIP or FBSLIP flag in the System register by writing a 1 to the bit.
4. Re-enable the PLL with CSDISCLR.
5. Switch the clock domains back to the PLL.

#### 10.5.5 PLL Modulation Depth Measurement

The PLL contains a circuit for estimating the depth of the modulation. The circuit counts clock edges over a fixed window of the modulation waveform (SSW\_CAPTURE\_COUNT in SSWPLL2) and clock edges over the entire waveform (SSW\_CLKOUT\_COUNT in SSWPLL3). The capture ends after a pre-determined number of clock edges in SSW\_CLKOUT\_COUNTER as set in TAP\_COUNTER\_DIS. There are 2\*NR windows per modulation waveform. The procedure for estimating the modulation depth is:

1. While GCLK is sourced by the oscillator and the PLL is enabled with modulation, configure SSWPLL1 as follows:
  - (a) CAPTURE\_WINDOW\_INDEX is set equal to NR.
  - (b) COUNTER\_RESET is set.
  - (c) TAP\_COUNTER\_DIS is set to disable the measurement after SSW\_CLKOUT\_COUNT captures this number of clocks. The measurement is disabled after the set tap is set AND the modulation cycle ends.
  - (d) Ensure that EXT\_COUNTER\_EN is cleared.
2. Ensure that both SSW\_CAPTURE\_COUNT and SSW\_CLKOUT\_COUNT are cleared (by the COUNTER\_RESET).
3. Set COUNTER\_EN and clear COUNTER\_RESET. This step releases the reset and enables the counter to begin counting.
4. After a wait loop, poll for COUNTER\_READ\_READY to set. After the bit is set, read SSW\_CAPTURE\_COUNT and SSW\_CLKOUT\_COUNT.
5. Compute the modulation depth as:

$$\text{Depth} = \text{abs}\left(1 - \frac{2 \times \text{NR} \times \text{SSW\_CAPTURE\_COUNT}}{\text{SSW\_CLKOUT\_COUNT}}\right) \quad (13)$$

### **10.5.6 PLL Frequency Measurement Circuit**

The same circuit that is used to measure modulation depth is also available to measure the average frequency of the PLL. In this mode, the PLL output (before the R-divider) is captured in SSW\_CLKOUT\_COUNT while the oscillator is captured in SSW\_CAPTURE\_COUNT. The procedure for using the PLL frequency measurement circuit is:

1. While the PLL is enabled, set EXT\_COUNTER\_EN.
2. Set COUNTER\_EN. This bit clears both SSW\_CAPTURE\_COUNT and SSW\_CLKOUT\_COUNT and then immediately enables for counting.
3. Wait for some software delay loop.
4. Clear COUNTER\_EN. Wait for COUNTER\_READ\_READY to set. Read both SSW\_CAPTURE\_COUNT and SSW\_CLKOUT\_COUNT and compute the ratio of PLL multiplication as:

$$\frac{NF}{NR \times OD} = \frac{SSW\_CAPTURE\_COUNT}{SSW\_CLKOUT\_COUNT} \quad (14)$$

5. Note that CAPTURE\_WINDOW\_INDEX, COUNTER\_RESET, TAP\_COUNTER\_DIS are not used in this procedure

### **10.5.7 PLL2**

PLL2 drives GCM clock source 6.

The PLL is identical to PLL1, except modulation is disabled on this instance of the PLL. Also, the PLL typically does not clock the system, there is no automatic switch over feature. Any PLL error can be handled by the CPU.

PLL2 is programmed through PLLCTL3.

## 10.6 Control Registers

The clock module has two registers (PLLCTL1 and PLLCTL2) located within the system module, plus it has four bits located in other global control registers of the system module.

The FM-PLL is off at power-on. It may be turned on by clearing the CLK\_SRC1\_OFF bit in the CSDIS register of the System module. [CSDISCLR and CSDISSET also enable/disable the PLL and oscillator (and other clock sources).]

The LPOCLKDET module generates the OSC\_FAIL flag (located in GLBSTAT register) if a problem with the reference oscillator is detected. The slip signals are also registered in the GLBSTAT register in order to indicate the source of a clock failure.

The VALID bits for the clock sources are located in the CSVSTAT register within the System module.

The following sections describe the two PLL registers used in the system module. These registers support 8, 16, and 32-bit write accesses. The reset values for these registers are configured so that an input frequency in the range from 5MHz - 20MHz generates a valid clock.

**Table 10-4. PLL Module Registers**

Offset	Acronym	Register Description	Section
FFFF FF70h	PLLCTL1	PLL Control 1 Register	<a href="#">Section 10.6.1</a>
FFFF FF74h	PLLCTL2	PLL Control 2 Register	<a href="#">Section 10.6.2</a>
FFFF E100h	PLLCTL3	PLL Control 3 Register	<a href="#">Section 10.6.3</a>
FFFF E170h	CLKSLIP	PLL Clock Slip Control Register	<a href="#">Section 10.6.4</a>
FFFF FFA0h	GPREG1	General Purpose Register	<a href="#">Section 10.6.5</a>
FFFF FF24h	SSWPLL1	PLL Modulation Depth Measurement Control Register	<a href="#">Section 10.6.6</a>
FFFF FF28h	SSWPLL2	SSW PLL BIST Control Register 2	<a href="#">Section 10.6.7</a>
FFFF FF2Ch	SSWPLL3	SSW PLL BIST Control Register 3	<a href="#">Section 10.6.8</a>

**Table 10-5. LPOCLKDET Module Registers**

Offset	Acronym	Register Description	Section
FFFF FF88h	LPOMONCTL	LPO/Clock Monitor Control Register	<a href="#">Section 10.6.9</a>
FFFF FF8Ch	CLKTEST	Clock Test Register	<a href="#">Section 10.6.10</a>

### 10.6.1 PLL Control 1 Register (PLLCTL1)

Figure 10-6 illustrates this register and Table 10-6 provides the bit descriptions.

**Figure 10-6. PLL Control 1 Register (PLLCTL1) [offset = FFFF FF70h]**

31	30	29	28	24	23	22	21	16
ROS	BPOS		PLLDIV	ROF	Rsvd.		REFCLKDIV	
R/WP-0	R/WP-1		R/WP-1Fh	R/WP-0	R-0		R/WP-3h	
15								0
			PLLMUL					
				R/WP-5700h				

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 10-6. PLL Control 1 Register (PLLCTL1) Field Descriptions**

Bit	Field	Value	Description
31	ROS		Reset on PLL Slip  User and privilege mode (read): Privilege mode (write): 0 Do not reset system when slip is detected 1 Reset when slip is detected <b>Note: BPOS (PLLCTL1.29:30) must be enabled in order to use Reset On Slip (ROS) functionality.</b>
30-29	BPOS		Bypass of PLL Slip  User and privilege mode (read): Privilege mode (write): 2h Bypass on PLL Slip is disabled. If a PLL Slip is detected no action is taken. Other Bypass on PLL Slip is enabled. If a PLL Slip is detected the device will automatically bypass the PLL and use the oscillator to provide the device clock. <b>Note: If ROS (PLLCTL1.31) is set to 1, the device will be reset if a PLL slip is detected and BPOS will not bypass the PLL.</b>
28-24	PLLDIV		PLL Output Clock Divider  R = PLLDIV + 1 $f_{PLL\ CLK} = f_{post\_ODCLK} / R$ User and privilege mode (read): Privilege mode (write): 0 $f_{PLL\ CLK} = f_{post\_ODCLK} / 1$ 1h $f_{PLL\ CLK} = f_{post\_ODCLK} / 2$ : 1Fh $f_{PLL\ CLK} = f_{post\_ODCLK} / 32$
23	ROF		Reset on Oscillator Fail  User and privilege mode (read): Privilege mode (write): 0 Do not reset system when oscillator is out of range. 1 The ROF bit enables the OSC_FAIL condition to generate a system reset. If the ROF bit in the PLLCTL1 register is set when the oscillator fails, then a system reset occurs.
22	Reserved	0	Read returns 0. Writes have no effect.

**Table 10-6. PLL Control 1 Register (PLLCTL1) Field Descriptions (continued)**

Bit	Field	Value	Description
21-16	REFCLKDIV		Reference Clock Divider NR = REFCLKDIV + 1 (62 -- max) $f_{INT\ CLK} = f_{OSCIN}/NR$ User and privilege mode (read): Privilege mode (write): 0 $f_{INT\ CLK} = f_{OSCIN}/1$ 1h $f_{INT\ CLK} = f_{OSCIN}/2$ : continues in sequence 3Eh $f_{INT\ CLK} = f_{OSCIN}/63$ <b>Note: Typically, this value should not be changed while the PLL is active.</b>
15-0	PLLMUL		PLL Multiplication Factor Valid multiplication factors are from 1 to 256. For non-modulated mode: NF = (PLLMUL / 256) + 1 For modulated mode, MULMOD bit field is added as in <a href="#">Table 10-2</a> $f_{VCO\ CLK} = f_{INT\ CLK} \times NF$ User and privilege mode (read): Privilege mode (write): 100h $f_{VCO\ CLK} = f_{INT\ CLK} \times 1$ 180h $f_{VCO\ CLK} = f_{INT\ CLK} \times 1.5$ 5C00h $f_{VCO\ CLK} = f_{INT\ CLK} \times 93$ : continues in sequence FF00h $f_{VCO\ CLK} = f_{INT\ CLK} \times 256$

### 10.6.2 PLL Control 2 Register (PLLCTL2)

The PLLCTL2 register controls the frequency modulated mode of operation of the FM-PLL and the OD post-divider. The frequency modulation option is available for applications that have critical EMC considerations. [Figure 10-7](#) illustrates this register and [Table 10-7](#) provides the bit descriptions.

**Figure 10-7. PLL Control 2 Register (PLLCTL2) [offset = FFFF FF74h]**

31	30	SPREADINGRATE	Rsvd.	MULMOD	16
FMENA	R/WP-0	R/WP-1FFh	R-0	R/WP-0	
15	12	ODPLL	SPR_AMOUNT		0
MULMOD	R/WP-0	R/WP-7h	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 10-7. PLL Control 2 Register (PLLCTL2) Field Descriptions**

Bit	Field	Value	Description
31	FMENA		Frequency Modulation Enable User and privileged mode (read): Privileged mode (write): 0 Disable frequency modulation 1 Enables frequency modulation

**Table 10-7. PLL Control 2 Register (PLLCTL2) Field Descriptions (continued)**

Bit	Field	Value	Description
30-22	SPREADINGRATE	0 1h : 1FFh	NS = SPREADINGRATE + 1 $f_{mod} = f_s = f_{INT\ CLK} / (2^*NS)$ User and privileged mode (read): Privileged mode (write): $f_{mod} = f_s = f_{INT\ CLK} / (2^{*1})$ $f_{mod} = f_s = f_{INT\ CLK} / (2^{*2})$ continues in sequence $f_{mod} = f_s = f_{INT\ CLK} / (2^{*512})$
21	Reserved	0	Read returns 0. Writes have no effect.
20-12	MULMOD	0 8h 9h FFh 1FFh	Multiplier Correction when Modulation Enabled $MUL\_when\_MOD = 0$ when FMENA = 0 $MUL\_when\_MOD = (MULMOD / 256)$ when FMENA = 1 Incremental adder to CLKF (and NF) value when the modulation is enabled. When modulation is disabled, the value in this register is ignored. User and privileged mode (read): Privileged mode (write): No adder to CLKF or NF when FMENA = 1 $MUL\_when\_MOD = 8/256$ $MUL\_when\_MOD = 9/256$ $MUL\_when\_MOD = 255/256$ $MUL\_when\_MOD = 511/256$
11-9	ODPLL	0 1h : 7h	Internal PLL Output Divider User and privileged mode (read): Privileged mode (write): $OD = ODPLL + 1$ $f_{post-ODCLK} = f_{VCO\ CLK} / OD$ $f_{post-ODCLK} = f_{VCO\ CLK} / 1$ $f_{post-ODCLK} = f_{VCO\ CLK} / 2$ continues in sequence $f_{post-ODCLK} = f_{VCO\ CLK} / 8$ <b>Note: Clock is gated if ODPLL is changed while the PLL is active.</b>
8-0	SPR_AMOUNT	0 1h : 1FFh	Spreading Amount $NV = (SPR\_AMOUNT + 1)/2048$ User and privileged mode (read): Privileged mode (write): $NV = 1/2048$ $NV = 2/2048$ continues in sequence $NV = 512/2048$

### 10.6.3 PLL Control 3 Register (PLLCTL3)

Figure 10-8 illustrates this register and Table 10-8 provides the bit descriptions.

**Figure 10-8. PLL Control 1 Register (PLLCTL3) [offset = FFFF E100h]**

31	29	28	24	23	22	21	16
ODPLL		PLLDIV		Reserved		REFCLKDIV	
R/WP-1		R/WP-1Fh		R-0		R/WP-2h	
15							0
		PLLMUL					
				R/WP-5F00h			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 10-8. PLL Control 3 Register (PLLCTL3) Field Descriptions**

Bit	Field	Value	Description
31-29	ODPLL		Internal PLL Output Divider OD = ODPLL + 1 $f_{post\_ODCLK} = f_{VCO\ CLK}/OD$ User and privileged mode (read): Privileged mode (write): 0h $f_{post\_ODCLK} = f_{VCO\ CLK}/1$ 1h $f_{post\_ODCLK} = f_{VCO\ CLK}/2$ : 7h $f_{post\_ODCLK} = f_{VCO\ CLK}/8$ <b>Note: Clock is gated if ODPLL is changed while the PLL is active.</b>
28-24	PLLDIV		PLL Output Clock Divider R = PLLDIV + 1 $f_{PLL\ CLK} = f_{post\_ODCLK}/R$ User and privileged mode (read): Privileged mode (write): 0 $f_{PLL\ CLK} = f_{post\_ODCLK}/1$ 1h $f_{PLL\ CLK} = f_{post\_ODCLK}/2$ : 1Fh $f_{PLL\ CLK} = f_{post\_ODCLK}/32$
23-22	Reserved	0	Read returns 0. Writes have no effect.
21-16	REFCLKDIV		Reference Clock Divider NR = REFCLKDIV + 1 (63 -- max) $f_{INT\ CLK} = f_{OSCIN}/NR$ User and privileged mode (read): Privileged mode (write): 0 $f_{INT\ CLK} = f_{OSCIN}/1$ 1h $f_{INT\ CLK} = f_{OSCIN}/2$ : 3Eh $f_{INT\ CLK} = f_{OSCIN}/63$ <b>Note: Typically, this value should not be changed while the PLL is active.</b>

**Table 10-8. PLL Control 3 Register (PLLCTL3) Field Descriptions (continued)**

Bit	Field	Value	Description
15-0	PLLMUL		PLL Multiplication Factor Valid multiplication factors are from 1 to 256. For non-modulated mode: NF = (PLLMUL / 256) + 1 For modulated mode, MULMOD bit field is added as in <a href="#">Table 10-2</a> $f_{VCO\ CLK} = f_{INT\ CLK} \times NF$ User and privilege mode (read): Privilege mode (write): 100h $f_{VCO\ CLK} = f_{INT\ CLK} \times 1$ 180h $f_{VCO\ CLK} = f_{INT\ CLK} \times 1.5$ 5C00h $f_{VCO\ CLK} = f_{INT\ CLK} \times 93$ :           continues in sequence FF00h $f_{VCO\ CLK} = f_{INT\ CLK} \times 256$

#### 10.6.4 PLL1 Clock Slip Control Register (CLKSLIP)

[Figure 10-9](#) illustrates this register and [Table 10-9](#) provides the bit descriptions.

**Figure 10-9. PLL Clock Slip Control Register (CLKSLIP) [offset = FFFF E170h]**

31	Reserved										16	
R-0												
15	14	13		8	7		4	3		0		
Reserved			PLL1_RFSLIP_FILTER_COUNT			Reserved		PLL1_RFSLIP_FILTER_KEY				

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 10-9. PLL Clock Slip Control Register (CLKSLIP) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Read returns 0. Writes have no effect.
13-8	PLL1_RFSLIP_FILTER_COUNT		Consecutive cycles of the HF LPO for which RFSLIP from PLL1 must be active in order to be recognized as a slip. User and privileged mode (read): Privileged mode (write): 0      Filtering is disabled. Every slip is recognized. 1h      Filtering is enabled. Every slip is recognized. 2h      Filtering is enabled. The slip must be at least 2 HF LPO cycles wide in order to be recognized as a slip. :           continues in sequence 3Fh      Filtering is enabled. The slip must be at least 63 HF LPO cycles wide in order to be recognized as a slip.
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	PLL1_RFSLIP_FILTER_KEY		Key to enable slip filtering for RFSLIP from PLL1. User and privileged mode (read): Privileged mode (write): 5h      Filtering is disabled. Fh      Test setting. Do not use. other    Filtering is enabled.

### 10.6.5 General Purpose Register1 (GPREG1)

Figure 10-10 illustrates this register and Table 10-10 provides the bit descriptions.

**Figure 10-10. General Purpose Register1 (GPREG1) [offset = FFFF FFA0h]**

31	26	25	20	19	16
Reserved		PLL1_FBSLIP_FILTER_COUNT		PLL1_FBSLIP_FILTER_KEY	
R-0		R/WP-0		R/WP-5h	
15					0
other fields (see GPREG1; see Architecture User's Guide)					

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 10-10. General Purpose Register1 (GPREG1) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Read returns 0. Writes have no effect.
25-20	PLL1_FBSLIP_FILTER_COUNT		Consecutive cycles of the HF LPO for which FBSLIP from PLL1 must be active in order to be recognized as a slip. User and privileged mode (read): Privileged mode (write): 0 Filtering is disabled. Every slip is recognized. 1h Filtering is enabled. Every slip is recognized. 2h Filtering is enabled. The slip must be at least 2 HF LPO cycles wide in order to be recognized as a slip. : continues in sequence 3Fh Filtering is enabled. The slip must be at least 63 HF LPO cycles wide in order to be recognized as a slip.
19-16	PLL1_FBSLIP_FILTER_KEY		Key to enable slip filtering for FBSLIP from PLL1 User and privileged mode (read): Privileged mode (write): 5h Filtering is disabled. Fh Test setting. Do not use. other Filtering is enabled.
15-0	other bit fields		see GPREG1 for other bit fields not related to the PLL

### 10.6.6 PLL Modulation Depth Measurement Control Register (SSWPLL1)

Figure 10-11 illustrates this register and Table 10-11 provides the bit descriptions.

**Figure 10-11. SSW PLL BIST Control Register 1 (SSWPLL1) [offset = 24h]**

31	Reserved							16
R-0								
15	CAPTURE_WINDOW_INDEX							8
R/W-0								
7	Reserved	COUNTER_READ_READY	COUNTER_RESET	COUNTER_EN	TAP_COUNTER_DIS	1	0	
R-0	R-0	R/W-1	R/W-0	R/W-0	R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 10-11. SSW PLL BIST Control Register 1 (SSWPLL1) Field Descriptions**


Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-8	CAPTURE_WINDOW_INDEX	0-FFh	The capture counter present in the PLL wrapper will count the PLL clock edges when the current modulation phase capture window value is equal to these bits. Should be set equal to NR.
7	Reserved	0	Read returns 0. Writes have no effect.
6	COUNTER_READ_READY	0 1	Counter read ready. Indicates that SSW_CAPTURE_COUNT (SSWPLL2) and SSW_CLKOUT_COUNT (SSWPLL3) can be read.  0 Counter registers in SSWPLL2 and SSWPLL3 are not ready to read. 1 Counter registers in SSWPLL2 and SSWPLL3 are ready to read.
5	COUNTER_RESET	0 1	Counter reset. If EXT_COUNTER_EN = 0, COUNTER_RESET resets SSW_CAPTURE_COUNT (SSWPLL2) and SSW_CLKOUT_COUNT (SSWPLL3). If EXT_COUNTER_EN = 1, this bit is ignored.  0 No impact to counters 1 If the EXT_COUNTER_EN bit is 0, then counters SSW_CAPTURE_COUNT and SSW_CLKOUT_COUNT will be held in the reset state. If EXT_COUNTER_EN bit is 1, then this bit will be ignored by the PLL wrapper.
4	COUNTER_EN	0 1	Counter enable. If EXT_COUNTER_EN = 0, COUNTER_EN initializes the modulation depth measurement. (In this mode, the disable is set to occur automatically.) If EXT_COUNTER_EN = 1, the counters are enabled/disabled with COUNTER_EN.  0 If EXT_COUNTER_EN = 0, COUNTER_EN = 0 indicates that the counters are inactive. If EXT_COUNTER_EN = 1, COUNTER_EN = 0 disables the counters.  1 If EXT_COUNTER_EN = 0, COUNTER_EN = 1 indicates that the counters are still active. If EXT_COUNTER_EN = 1, COUNTER_EN = 1 enables the counters.

**Table 10-11. SSW PLL BIST Control Register 1 (SSWPLL1) Field Descriptions (continued)**

Bit	Field	Value	Description
3-1	TAP_COUNTER_DIS	0	The value in this register is used to program a particular bit in CLKOUT counter. When that particular bit in CLKOUT counter becomes 1, then both the CLKOUT counter and the CAPTURE counter will stop counting when EXT_COUNTER_EN = 0. When EXT_COUNTER_EN = 1, this bit field is not used.
			Bit 16 of CLKOUT counter is selected. When this bit is set and the modulation period finishes, the counters are disabled and READ_READY_FLAG is set
			Bit 18 of CLKOUT counter is selected.
			Bit 20 of CLKOUT counter is selected.
			Bit 22 of CLKOUT counter is selected.
			Bit 24 of CLKOUT counter is selected.
			Bit 26 of CLKOUT counter is selected.
			Bit 28 of CLKOUT counter is selected.
0	EXT_COUNTER_EN	0	Modulation Depth Measurement mode
			Frequency Measurement mode

### 10.6.7 SSW PLL BIST Control Register 2 (SSWPLL2)

This is an observation register used to log counter value for the capture counter inside the PLL wrapper. The SSWPLL2 register is shown in [Figure 10-12](#) and described in [Table 10-12](#).

**Figure 10-12. SSW PLL BIST Control Register 2 (SSWPLL2) [offset = 28h]**

LEGEND: R = Read only; -n = value after reset

**Table 10-12. SSW PLL BIST Control Register 2 (SSWPLL2) Field Descriptions**

Bit	Field	Value	Description
31-0	SSW_CAPTURE_COUNT	0xFFFF FFFFh	Capture count. This register returns the value of the capture count. When EXT_COUNTER_EN = 0, this counter increments within a fixed modulation window. When EXT_COUNTER_EN = 1, this counter increments based upon the oscillator.

### 10.6.8 SSW PLL BIST Control Register 3 (SSWPLL3)

This is observation register used to log counter value for CLKOUT counter inside PLL wrapper. The SSWPLL3 register is shown in [Figure 10-13](#) and described in [Table 10-13](#).

**Figure 10-13. SSW PLL BIST Control Register 3 (SSWPLL3) [offset = 2Ch]**

31	SSW_CLKOUT_COUNT	16
	R-0	
15	SSW_CLKOUT_COUNT	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 10-13. SSW PLL BIST Control Register 3 (SSWPLL3) Field Descriptions**

Bit	Field	Value	Description
31-0	SSW_CAPTURE_COUNT	0xFFFF FFFFh	Value of CLKout count register. This counter increments based upon the PLL output (prior to the R-divider).

### 10.6.9 LPO/Clock Monitor Control Register (LPOMONCTL)

This register is shown in [Figure 10-14](#) and described in [Table 10-14](#).

**Figure 10-14. LPO/Clock Monitor Control Register (LPOMONCTL) [offset = 88h]**

31	26	25	24	23	18	17	16
	Reserved		BIAS ENABLE	Reserved			OSCFRQCONFIGCNT
15	R-0		R/WP-1		R-0		R/WP-0
13	12		8	7	5	4	0
15-13	Reserved		HFTRIM		Reserved	LFTRIM	
	R-0		R/WP-10h		R-0		R/WP-10h

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 10-14. LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	BIAS ENABLE	0	Bias enable. Reset by nPORRST. The bias circuit inside the low-power oscillator (LPO) is disabled.
		1	The bias circuit inside LPO is enabled.
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	OSCFRQCONFIGCNT	0	Configures the counter based on OSC frequency. OSC freq is <= 20MHz
		1	OSC freq is > 20MHz and <= 80MHz
15-13	Reserved	0	Read returns 0. Writes have no effect.

**Table 10-14. LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions (continued)**

Bit	Field	Value	Description																																																																
12-8	HFTRIM		<p>High frequency oscillator trim value. This four-bit value is used to center the HF oscillator's frequency. Reset by nPORRST.</p> <p><b>Caution:</b> This value should only be changed when the HF oscillator is not the source for a clock domain, otherwise a system failure could result.</p> <p><b>HF TRIM values below reflect for the F021 process.</b></p> <p>The values below are the ratio, f / fo, expressed as a percent:</p> <table> <tbody> <tr><td>0</td><td>29.52</td></tr> <tr><td>1h</td><td>34.24</td></tr> <tr><td>2h</td><td>38.85</td></tr> <tr><td>3h</td><td>43.45</td></tr> <tr><td>4h</td><td>47.99</td></tr> <tr><td>5h</td><td>52.55</td></tr> <tr><td>6h</td><td>57.02</td></tr> <tr><td>7h</td><td>61.46</td></tr> <tr><td>8h</td><td>65.92</td></tr> <tr><td>9h</td><td>70.17</td></tr> <tr><td>Ah</td><td>74.55</td></tr> <tr><td>Bh</td><td>78.92</td></tr> <tr><td>Ch</td><td>83.17</td></tr> <tr><td>Dh</td><td>87.43</td></tr> <tr><td>Eh</td><td>91.75</td></tr> <tr><td>Fh</td><td>95.89</td></tr> <tr><td>10h</td><td>100.00% Default at Reset.</td></tr> <tr><td>11h</td><td>104.09</td></tr> <tr><td>12h</td><td>108.17</td></tr> <tr><td>13h</td><td>112.32</td></tr> <tr><td>14h</td><td>116.41</td></tr> <tr><td>15h</td><td>120.67</td></tr> <tr><td>16h</td><td>124.42</td></tr> <tr><td>17h</td><td>128.38</td></tr> <tr><td>18h</td><td>132.24</td></tr> <tr><td>19h</td><td>136.15</td></tr> <tr><td>1Ah</td><td>140.15</td></tr> <tr><td>1Bh</td><td>143.94</td></tr> <tr><td>1Ch</td><td>148.02</td></tr> <tr><td>1Dh</td><td>151.80</td></tr> <tr><td>1Eh</td><td>155.50</td></tr> <tr><td>1Fh</td><td>159.35</td></tr> </tbody> </table>	0	29.52	1h	34.24	2h	38.85	3h	43.45	4h	47.99	5h	52.55	6h	57.02	7h	61.46	8h	65.92	9h	70.17	Ah	74.55	Bh	78.92	Ch	83.17	Dh	87.43	Eh	91.75	Fh	95.89	10h	100.00% Default at Reset.	11h	104.09	12h	108.17	13h	112.32	14h	116.41	15h	120.67	16h	124.42	17h	128.38	18h	132.24	19h	136.15	1Ah	140.15	1Bh	143.94	1Ch	148.02	1Dh	151.80	1Eh	155.50	1Fh	159.35
0	29.52																																																																		
1h	34.24																																																																		
2h	38.85																																																																		
3h	43.45																																																																		
4h	47.99																																																																		
5h	52.55																																																																		
6h	57.02																																																																		
7h	61.46																																																																		
8h	65.92																																																																		
9h	70.17																																																																		
Ah	74.55																																																																		
Bh	78.92																																																																		
Ch	83.17																																																																		
Dh	87.43																																																																		
Eh	91.75																																																																		
Fh	95.89																																																																		
10h	100.00% Default at Reset.																																																																		
11h	104.09																																																																		
12h	108.17																																																																		
13h	112.32																																																																		
14h	116.41																																																																		
15h	120.67																																																																		
16h	124.42																																																																		
17h	128.38																																																																		
18h	132.24																																																																		
19h	136.15																																																																		
1Ah	140.15																																																																		
1Bh	143.94																																																																		
1Ch	148.02																																																																		
1Dh	151.80																																																																		
1Eh	155.50																																																																		
1Fh	159.35																																																																		
7-5	Reserved	0	Read returns 0. Writes have no effect.																																																																

**Table 10-14. LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions (continued)**

Bit	Field	Value	Description																																																																
4-0	LFTRIM		<p>Low frequency oscillator trim value. This four-bit value is used to center the LF oscillator's frequency. Reset by nPORRST.</p> <p><b>Caution:</b> This value should only be changed when the LF oscillator is not the source for a clock domain, otherwise a system failure could result.</p> <p><b>LF TRIM values below reflect for the F021 process.</b></p> <p>The values below are the ratio, f / fo, expressed as a percent:</p> <table> <tbody> <tr><td>0</td><td>20.67</td></tr> <tr><td>1h</td><td>25.76</td></tr> <tr><td>2h</td><td>30.84</td></tr> <tr><td>3h</td><td>35.90</td></tr> <tr><td>4h</td><td>40.93</td></tr> <tr><td>5h</td><td>45.95</td></tr> <tr><td>6h</td><td>50.97</td></tr> <tr><td>7h</td><td>55.91</td></tr> <tr><td>8h</td><td>60.86</td></tr> <tr><td>9h</td><td>65.78</td></tr> <tr><td>Ah</td><td>70.75</td></tr> <tr><td>Bh</td><td>75.63</td></tr> <tr><td>Ch</td><td>80.61</td></tr> <tr><td>Dh</td><td>85.39</td></tr> <tr><td>Eh</td><td>90.23</td></tr> <tr><td>Fh</td><td>95.11</td></tr> <tr><td>10h</td><td>100.00% Default at Reset</td></tr> <tr><td>11h</td><td>104.84</td></tr> <tr><td>12h</td><td>109.51</td></tr> <tr><td>13h</td><td>114.31</td></tr> <tr><td>14h</td><td>119.01</td></tr> <tr><td>15h</td><td>123.75</td></tr> <tr><td>16h</td><td>128.62</td></tr> <tr><td>17h</td><td>133.31</td></tr> <tr><td>18h</td><td>138.03</td></tr> <tr><td>19h</td><td>142.75</td></tr> <tr><td>1Ah</td><td>147.32</td></tr> <tr><td>1Bh</td><td>152.02</td></tr> <tr><td>1Ch</td><td>156.63</td></tr> <tr><td>1Dh</td><td>161.38</td></tr> <tr><td>1Eh</td><td>165.90</td></tr> <tr><td>1Fh</td><td>170.42</td></tr> </tbody> </table>	0	20.67	1h	25.76	2h	30.84	3h	35.90	4h	40.93	5h	45.95	6h	50.97	7h	55.91	8h	60.86	9h	65.78	Ah	70.75	Bh	75.63	Ch	80.61	Dh	85.39	Eh	90.23	Fh	95.11	10h	100.00% Default at Reset	11h	104.84	12h	109.51	13h	114.31	14h	119.01	15h	123.75	16h	128.62	17h	133.31	18h	138.03	19h	142.75	1Ah	147.32	1Bh	152.02	1Ch	156.63	1Dh	161.38	1Eh	165.90	1Fh	170.42
0	20.67																																																																		
1h	25.76																																																																		
2h	30.84																																																																		
3h	35.90																																																																		
4h	40.93																																																																		
5h	45.95																																																																		
6h	50.97																																																																		
7h	55.91																																																																		
8h	60.86																																																																		
9h	65.78																																																																		
Ah	70.75																																																																		
Bh	75.63																																																																		
Ch	80.61																																																																		
Dh	85.39																																																																		
Eh	90.23																																																																		
Fh	95.11																																																																		
10h	100.00% Default at Reset																																																																		
11h	104.84																																																																		
12h	109.51																																																																		
13h	114.31																																																																		
14h	119.01																																																																		
15h	123.75																																																																		
16h	128.62																																																																		
17h	133.31																																																																		
18h	138.03																																																																		
19h	142.75																																																																		
1Ah	147.32																																																																		
1Bh	152.02																																																																		
1Ch	156.63																																																																		
1Dh	161.38																																																																		
1Eh	165.90																																																																		
1Fh	170.42																																																																		

### 10.6.10 Clock Test Register (CLKTEST)

This register is shown in [Figure 10-15](#) and described in [Table 10-15](#).

**Figure 10-15. Clock Test Register (CLKTEST) [offset = 8Ch]**

31	Reserved				27	26	25	24		
					TEST	RANGEDECTRL	RANGEDETENASSEL			
	R-0				R/WP-0	R/WP-0	R/WP-0			
23	Reserved				19	CLK_TEST_EN				
					R-0	R/WP-Ah				
15	12	11	8	7	5	4				
Reserved	SEL_GIO_PIN			Reserved	SEL_ECP_PIN					
R-0	R/WP-0			R-0	R/WP-0					

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 10-15. Clock Test Register (CLKTEST) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	TEST		This bit is used for test purposes. It must be written to 0.
25	RANGEDECTRL	0	Range detection control. The clock monitor range detection circuitry (RANGEDETECTENABLE) is disabled. 1 The clock monitor range detection circuitry (RANGEDETECTENABLE) is enabled.
24	RANGEDETENASSEL	0	Selects range detection enable. This bit resets synchronously on SYS_nRST. The message range detect enable is generated by the hardware in the clock monitor wrapper. 1 The message range detect enable is controlled by the bit RANGEDECTRL (CLKTEST[25]).
23-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	CLK_TEST_EN	5h Others	Clock test enable. This bit enables the clock going to the ECLK pin. This bit field enables or disables clock going to device pins. Two pins in a device can get clock sources by enabling CLK_TEST_EN bits. One pin is the ECP and second pin is a device specific GIO pin. These bits need to asynchronously reset. Clock going to ECLK pin is enabled. Clock going to ECLK pin is disabled.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	SEL_GIO_PIN		Select the clock source valid signal or clock source at functional GIO pin This bit field is device dependent please consult the device-specific data sheet
7-5	Reserved	0	Read returns 0. Writes have no effect.
4-0	SEL_ECP_PIN		Select the clock at ECP Pin. This bit field is device dependent please consult the device-specific data sheet.

**NOTE:** The clock test register is for testing purposes. Only valid clock sources can be selected for the output pin.

Details of specific GIO pin getting clock source can be found in the device-specific data sheet. In case of disabling CLK\_TEST\_EN bits original functionality of ECP pin will be preserved.


## 10.7 Phase-Locked Loop Theory of Operation

The PLL block consists of six logical sub-blocks:

- Phase-Frequency Detector (PFD)
- Charge Pump (CP)
- Loop Filter (LF)
- Voltage-Controlled Oscillator (VCO)
- Frequency Modulation
- Slip Detector

**Figure 10-16** illustrates the sub-blocks in a basic PLL circuit. The VCO adjusts its frequency until the two signals into the PFD have the same phase and frequency. The feedback path (from VCO to PFD) divides the frequency of the feedback signal by  $2^{*}NF$ ; this feedback divider requires the VCO to generate a frequency  $2^{*}NF$  times greater than the internal frequency (OSCIN/NR). In the forward path (from VCO to PLL CLK), the /2 block creates a clean duty cycle.


**Figure 10-16. Basic PLL Circuit**



### 10.7.1 Phase-Frequency Detector

The phase-frequency detector (PFD) compares the input reference phase/frequency to the phase/frequency of the feedback divider and generates two signals: an *up* pulse and a *down* pulse that drive a charge pump. The resulting charge, when integrated by the circuit at the LF pin, provides a VCO control voltage, as shown in **Figure 10-17**.

**Figure 10-17. PFD Timing**



The width of the up pulse and the down pulse depends on the difference in phase between the two inputs. For example, when the reference input leads the feedback input by 10 ns, then an up pulse of approximately 10 ns is generated (see [Figure 10-17](#)). On the other hand, when the reference input lags the feedback input by 10 ns, then a down pulse of approximately 10 ns is generated. When the two inputs are exactly in phase, the up pulse and down pulse become essentially zero-width. These pulses are fed to the charge pump block, which meters charge into the low-pass loop filter.

The advantage of a phase-frequency detector over a phase-only detector is that it cannot lock to a harmonic or subharmonic of the reference. This important property also ensures that the output frequency of the VCO is always exactly  $2 \times NF$  times the reference frequency.

The reference feedback frequency is based upon the VCO frequency and the feedback divider. Fractional multiplication is achieved by changing the feedback divider real-time in order to create the fractional multiplication. As an example, if a multiplier of 100.5 is selected, the feedback divider divides by 100 and 101 in equal proportions; in this case, the PLLMUL bit field would be programmed as 99.5 (0x6380). This fractional multiplication is useful when trying to achieve final frequencies that are non-integer to the input frequency (e.g. a final frequency that is a prime number). The fractional portion of the divider should be small compared to the multiplier and so it is recommended that the fractional portion relate to parts in 16, implying that the last 4 bits should always be 0.

### 10.7.2 Charge Pump and Loop Filter


The charge pump (CP) add or remove charge from the loop filter based on the pulses coming from the phase-frequency detector (PFD).

Two components of the filter output signal are summed together: an integral component and a proportional component. The integral component maintains a DC level going to the VCO to set its frequency, and the proportional component makes the VCO track changes in phase to minimize jitter. The capacitors and resistors required for the filter are integrated in silicon.

### 10.7.3 Voltage-Controlled Oscillator

The output frequency of the VCO is proportional to its input control voltage, which is generated by the charge pump via the integrated loop filter. If the VCO oscillates too slowly, the feedback phase begins to lag the reference phase at the PFD, which increases the control voltage at the VCO. Conversely, if the VCO oscillates too fast, the feedback phase begins to lead the reference phase at the PFD, which decreases the control voltage at the VCO. These two actions keep the VCO running at the correct frequency multiple of the reference.


**Figure 10-18. PLL Modulation Block Diagram**



#### 10.7.4 Frequency Modulation

The output clock of the PLL changes frequency in a controlled way, centered around the unmodulated output frequency. The modulation block directly modulates the VCO frequency at the loop filter, and creates the triangular frequency modulation (see [Figure 10-19](#)).

**Figure 10-19. Frequency vs. Time**



## 10.8 Programming Example

This section provides an example of how to program the PLL. For non-modulation settings, the PLLCTL1 and PLLCTL2 settings from 130nm process devices can be used without modification.

Suppose that, using a 20MHz crystal, the application requires:

- 180MHz GCLK (and HCLK) frequency
- 100 kHz spreading frequency
- 0.5% spreading depth

1. Choose an NR and NS such that:

$$\bullet \quad \frac{f_{CLKIN}}{NR \times f_s} \geq 40 \quad (15)$$

$$\bullet \quad f_s \equiv \frac{f_{CLKIN}}{2 \times NR \times NS} \quad (16)$$

$$\bullet \quad 2 \times NS = \frac{f_{CLKIN}}{NR \times f_s} \geq 40 \quad (17)$$

- (NR,NS) = {(5,20), (4,25), (2,50), (1,100)}
- Either NR = 5 and NS = 20 or NR = 4 and NS = 25 are reasonable. Another choice (NR, NS) = (3, 33) is possible if the modulation frequency can vary from 100KHz.
- 2. Choose Output CLK frequency as integer divider of output frequency near to 330MHz. Output CLK frequency should not exceed 550MHz or fall below 110MHz.  
The integer values for 180MHz are 360MHz or 540MHz. 360MHz is close to the target frequency of 330MHz and we use this frequency.
- 3. In this case, either of the below equations are suitable choices for getting to 360MHz. Choose NR = 5, NS = 20 and set NF = 72.

$$\frac{f_{CLKIN}}{NR} = \frac{20[MHz]}{4} = 5[MHz] \text{ or } \frac{f_{CLKIN}}{NR} = \frac{20[MHz]}{5} = 4[MHz] \quad (18)$$

4. Select the output divider OD so that the post-ODCLK frequency does not exceed the maximum frequency of output divider R (device specific frequency). In this case, choose OD = 2 and R = 1.
5. Compute the divider value NV so that NV = 0.036.

$$Depth = \frac{0.5}{100} = \frac{NV}{NF} \times \frac{NS}{2} = \frac{NV}{72} \times \frac{20}{2} \quad (19)$$

6. If it is important to maintain the same average frequency in modulation as in non-modulation, either NF should be modified OR program the MULMOD bit field. The modulation fields create a multiplier offset equal to:

$$\Delta NF = \frac{NV \times NS}{2} \quad (20)$$

If using MULMOD[8:0], then:

$$\Delta NF = \frac{MULMOD[8...0]}{256} = \frac{NV \times NS}{2} = \frac{0.036 \times 20}{2} \quad (21)$$

$$MULMOD[8...0] = \frac{0.036 \times 20}{2} \times 256 = 92.16 \quad (22)$$

MULMOD will be set to 92.

## 7. Convert the PLL parameters into bit field values:

- NR = 5 implies that REFCLKDIV[5:0] = 4
- NS = 20 implies that SPRATE[8:0] = 19 = 0x13
- NF = 72 implies that PLLMUL[15:0] = 0x4700
- OD = 2 implies that ODPLL[2:0] = 1
- R = 1 implies that PLLDIV[4:0] = 0
- NV = 0.036 implies that SPRAMOUNT = 73 = 0x49
- MULMOD = 92 = 0x5C

## 8. Setting only these fields (that is, not BPOS, ROF, or ROS) yields:

PLLCTL1 = 0x00044700

PLLCTL2 = 0x04C5C249

When FM ENA is turned on, PLLCTL2 = 0x84C5C249.

The Output CLK is centered in the range from 110MHz to 550MHz at 360MHz.

NF = 72 falls within the multiplier range from 1 - 256.

OD is selected so that post-ODCLK meets the device specification.

## **Dual-Clock Comparator (DCC) Module**

This chapter describes the dual-clock comparator (DCC) module.

Topic	Page
11.1 Introduction .....	391
11.2 Module Operation .....	392
11.3 Clock Source Selection for Counter0 and Counter1 .....	396
11.4 DCC Control Registers .....	397

## 11.1 Introduction

The primary purpose of a DCC module is to measure the frequency of a clock signal using a second known clock signal as a reference. This capability can be used to ensure the correct frequency range for several different device clock sources, thereby enhancing the system safety metrics.

### 11.1.1 Main Features


The main features of each of the DCC modules are:

- Allows application to ensure that a fixed ratio is maintained between frequencies of two clock signals
- Supports the definition of a programmable tolerance window in terms of number of reference clock cycles
- Supports continuous monitoring without requiring application intervention
- Also supports a single-sequence mode for spot measurements
- Allows selection of clock source for each of the counters resulting in several specific use cases

### 11.1.2 Block Diagram

[Figure 11-1](#) illustrates the main concept of the DCC module.

**Figure 11-1. DCC Operation**



## 11.2 Module Operation

As shown in [Figure 11-1](#), the DCC contains two counters – counter0 and counter1, which are driven by two signals – clock0 and clock1. The application programs the seed values for both these counters. The application also configures the tolerance window time by configuring the valid counter for clock0.

Counter0 and counter1 both start counting simultaneously once the DCC is enabled. When counter0 counts down to zero, this automatically triggers the count down of the tolerance window counter (valid0).

The DCC module can be used in two different operating modes:

### 11.2.1 Continuous Monitoring Mode

In this mode, the DCC is used by the application to ensure that two clock signals maintain the correct frequency ratio. Suppose the application wants to ensure that the PLL output signal (clock source # 1) always maintains a fixed frequency relationship with the main oscillator (clock source # 0).

- In this case, the application can use the main oscillator as the clock0 signal (for counter0 and valid0) and the PLL output as the clock1 (for counter1).
- The seed values of counter0, valid0 and counter1 are selected such that if the actual frequencies of clock0 and clock1 are equal to their expected frequencies, then the counter1 will reach zero either at the same time as counter0 or during the count down of the valid0 counter.
- If the counter1 reaches zero during the count down of the valid0 counter, then all the counters (counter0, valid0, counter1) are reloaded with their initial seed values once valid0 has also counted down to zero.
- This sequence of counting down and checking then continues as long as there is no error, or until the DCC module is disabled.
- The counters also all get reloaded if the application resets and restarts the DCC module.

#### Error Conditions:

An error condition is generated by any one of the following:



1. Counter1 counts down to 0 before Counter0 reaches 0. This means that clock1 is faster than expected, or clock0 is slower than expected. It includes the case when clock0 is stuck at 1 or 0.
2. Counter1 does not reach 0 even when Counter0 and Valid0 have both reached 0. This means that clock1 is slower than expected. It includes the case when clock1 is stuck at 1 or 0.

Any error freezes the counters from counting. An application may then read out the counter values to help determine what caused the error.


#### 11.2.1.1 Error Conditions

While operating in continuous mode, the counters get reloaded with the seed values and continue counting down under the following conditions:


- The module is reset or restarted by the application, OR
- Counter0, Valid 0 and Counter1 all reach 0 without any error

**Figure 11-2. Counter Relationship**

**Figure 11-3. Clock1 Slower Than Clock0 - Results in an Error and Stops Counting**



**Figure 11-4. Clock1 Faster Than Clock0 - Results in an Error and Stops Counting**



**Figure 11-5. Clock1 Not Present - Results in an Error and Stops Counting**



**Figure 11-6. Clock0 Not Present - Results in an Error and Stops Counting**



### 11.2.2 Single-Shot Measurement Mode

The DCC module can be programmed to count down one time by enabling the single-shot mode. In this mode, the DCC stops operating when the down counter0 and the valid counter0 reach 0. Alternatively, the DCC can be programmed to stop counting when the down counter1 reaches 0.

At the end of one sequence of counting down in this single-shot mode, the DCC gets disabled automatically, which prevents further counting. This mode is typically used for spot measurements of the frequency of a signal. This frequency could be an unknown for the application before the measurement.

#### Example Usage of Single-Shot Measurement Mode: Trimming the High-Frequency Low-Power Oscillator

A practical example of the usage of the spot measurement mode is in trimming the HF LPO (clock source # 5) using the main oscillator as a reference. This measurement sequence would proceed as follows:

- The application sets up the seed values for counter0 and valid0 for the duration of the measurement. Suppose the main oscillator frequency is 10MHz and the intended duration of the measurement is 500 $\mu$ s. The application needs to configure a seed value of 5000.
- These 5000 counts need to be divided between the counter0 and the valid0 counters. The minimum value for the valid0 seed is 4, so the application can configure counter0 seed value as 4996 and the valid0 seed value as 4.
- Suppose the HF LPO frequency is truly unknown. In this case the application can choose the maximum allowed seed value for counter1. This increases the probability of counter0 and valid0 counting down while the counter1 has still not fully counted down to zero. The maximum allowed seed value for counter1 is 1048575.
- Once the DCC is enabled, the counters counter0 and counter1 both start counting down from their seed values.
- When counter0 reaches zero, it automatically triggers the valid0 counter.
- When valid0 reaches zero, if counter1 is not zero as well, an ERROR status flag is set and a "DCC error" is sent to the ESM. Counter1 is also frozen so that it stops counting down any further. The application can enable an interrupt to be generated from the ESM whenever this DCC error is indicated. Refer the device datasheet to identify the ESM group and channel where the DCC error is connected.

- The DCC error interrupt service routine can then check the value of counter1 when the error was generated. Suppose that the counter1 now reads 1044575. This means that counter1 has counted 1048575 - 1044575, or 4000 cycles within the 500 $\mu$ s measurement period. This means that the average frequency of the HF LPO over this 500 $\mu$ s period was 4000 cycles / 500 $\mu$ s, or 8MHz.
- The application then needs to clear the ERROR status flag and restart the DCC module so that it is ready for the next spot measurement.

If there is no error generated at the end of the sequence, then the DONE status flag is set and a DONE interrupt is generated. The application must clear the DONE flag before restarting the DCC.

The conditions that cause a DCC error are identical between the continuous monitoring mode and the single-shot measurement mode.

#### Error Conditions:

An error condition is generated by any one of the following:

1. Counter1 counts down to 0 before Counter0 reaches 0. This means that clock1 is faster than expected, or clock0 is slower than expected. It includes the case when clock0 is stuck at 1 or 0.
2. Counter1 does not reach 0 even when Counter0 and Valid0 have both reached 0. This means that clock1 is slower than expected. It includes the case when clock1 is stuck at 1 or 0.

Any error freezes the counters from counting. An application may then read out the counter values to help determine what caused the error.

#### Freezing Counters when Counter1 Reaches Zero:

The DCC module also allows the counters to be frozen when the counter1 reaches zero. This allows one of the clock sources for counter1 to be used as a reference for measuring one of the clock sources for counter0. The error conditions are the same as those where (counter0=0 and valid0=0) define the condition when the DCC counters are frozen. That is, an error is indicated if coutner0 and valid0 become zero while counter1 is still non-zero. In this case, however, the application would typically set up the seed values such that the counter1 will become zero before counter0. Essentially the measurement period is defined by the seed value of the counter1. Note that this is also an error condition, and the interrupt service routine can use the measurement period and the actual cycles counted by counter1 to determine the frequency of the clock0 signal.

### 11.3 Clock Source Selection for Counter0 and Counter1

Refer the device datasheet to identify the available options for selecting the clock sources for both counters of the DCC module. Some microcontrollers may include multiple instances of the DCC module. This will also be identified in the device datasheet.

The selection of the clock sources for counter0 and coutner1 is done by a combination of the KEY, CNT0 CLKSRC and CNT1 CLKSRC control fields of the CNT0CLKSRC and CNT1CLKSRC registers.

## 11.4 DCC Control Registers

This section describes the dual-clock comparator (DCC) module control and status registers. The registers support 8-bit, 16-bit or 32-bit writes and are aligned on a word (32-bit) boundary. The table shows address offsets from the module base address. Please refer the device datasheet to identify the DCC modules' base addresses.

**Table 11-1. DCC Registers**

Offset	Acronym	Register Description	Section
00	DCCGCTRL	DCC Global Control Register	<a href="#">Section 11.4.1</a>
04h	DCCREV	DCC Revision Id Register	<a href="#">Section 11.4.2</a>
08h	DCCCNT0SEED	DCC Counter0 Seed Register	<a href="#">Section 11.4.3</a>
0Ch	DCCVALID0SEED	DCC Valid0 Seed Register	<a href="#">Section 11.4.4</a>
10h	DCCCNT1SEED	DCC Counter1 Seed Register	<a href="#">Section 11.4.5</a>
14h	DCCSTAT	DCC Status Register	<a href="#">Section 11.4.6</a>
18h	DCCDCNT0	DCC Counter0 Value Register	<a href="#">Section 11.4.7</a>
1Ch	DCCVALID0	DCC Valid0 Value Register	<a href="#">Section 11.4.8</a>
20h	DCCDCNT1	DCC Counter1 Value Register	<a href="#">Section 11.4.9</a>
24h	DCCCNT1CLKSRC	DCC Counter1 Clock Source Selection Register	<a href="#">Section 11.4.10</a>
28h	DCCCNT0CLKSRC	DCC Counter0 Clock Source Selection Register	<a href="#">Section 11.4.11</a>

### 11.4.1 DCC Global Control Register (DCCGCTRL)

Figure 11-7 and Table 11-2 describe the DCC Global Control register.

**Figure 11-7. DCC Control Register (DCCGCTRL) [offset = 00]**

31	Reserved										16
R-0											
15	12	11	8	7	4	3	0				
DONE INT ENA		SINGLE SHOT		ERR ENA		DCC ENA					
R/WP-5h		R/WP-5h		R/WP-5h		R/WP-5h					

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 11-2. DCC Control Register (DCCGCTRL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-12	DONE INT ENA		Done Interrupt Enable. Any operation mode read, privileged mode write: No interrupt is generated when the DONE flag is set in the DCC Status (DCCSTAT) register.
		5h	
		Others	DONE interrupt is generated when the DONE flag is set in the DCC Status (DCCSTAT) register.
11-8	SINGLE SHOT		Single-Shot Mode Enable. Any operation mode read, privileged mode write: DCC stops counting when counter0 and valid0 both reach zero.
		Ah	DCC stops counting when counter1 reaches zero.
		Bh other	DCC counts continuously and only stops when an error occurs.
7-4	ERR ENA		Error Interrupt Enable. Any operation mode read, privileged mode write: No interrupt is generated when the ERR flag is set in the DCC Status (DCCSTAT) register.
		5h Others	ERROR interrupt is generated when the ERR flag is set in the DCC Status (DCCSTAT) register.
3-0	DCC ENA		DCC Enable. Any operation mode read, privileged mode write: All DCC counters are stopped and error-checking is disabled.
		5h Others	Read: Counters are enabled. Write: Load counters with their seed values and begin counting. It is recommended to write 1010 to enable counters to protect against single-bit errors.

### 11.4.2 DCC Revision Id Register (DCCREV)

Figure 11-8 and Table 11-3 describe the DCC Revision Id register.

**Figure 11-8. DCC Revision Id Register (DCCREV) [offset = 4h]**

31	30	29	28	27	16
SCHEME	Reserved	FUNC			
R-01	R-0	R-0			
15	11	10	8	7	0
RTL		MAJOR	CUSTOM	MINOR	
R-0		R-2h	R-0	R-4h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-3. DCC Revision Id Register (DCCREV) Field Descriptions**

Bit	Field	Value	Description
31-30	SCHEME	01	Reads return 01, writes have no effect.
29-28	Reserved	0	Read returns 0. Writes have no effect.
27-16	FUNC	0	Functional release number. Reads return 0x000, writes have no effect.
15-11	RTL	0	Design release number. Reads return 0x00, writes have no effect.
10-8	MAJOR	2h	Major revision number. Reads return 0x2, writes have no effect.
7-6	CUSTOM	0	Custom version number. Reads return 0x0, writes have no effect.
5-0	MINOR	4h	Minor revision number. Reads return 0x4, writes have no effect.

### 11.4.3 DCC Counter0 Seed Register (DCCCNT0SEED)

Figure 11-9 and Table 11-4 describe the DCC Counter0 Seed register.

**Figure 11-9. DCC Counter0 Seed Register (DCCCNT0SEED) [offset = 8h]**

31	20	19	16
Reserved		COUNT0 SEED	
R-0		R/WP-0	
15			0
COUNT0 SEED		R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 11-4. DCC Counter0 Seed Register (DCCCNT0SEED) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-0	COUNT0 SEED		Seed value for DCC Counter0. Read in any operating mode returns the current value of Counter0. Writing in privileged mode only sets the current seed value for Counter0.

**NOTE: Seed for Counter0 must be non-zero**

The DCC must only be enabled after programming a non-zero value in the COUNT0 SEED register.

#### 11.4.4 DCC Valid0 Seed Register (DCCVALID0SEED)

Figure 11-10 and Table 11-5 describe the DCC Valid0 Seed register.

**Figure 11-10. DCC Valid0 Seed Register (DCCVALID0SEED) [offset = Ch]**

31	Reserved	16
	R-0	
15	VALID0 SEED	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 11-5. DCC Valid0 Seed Register (DCCVALID0SEED) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	VALID0 SEED		Seed value for DCC Valid0. This value defines the window within which the Counter1 must reach 0. This window needs to be at least 4 cycles wide. Read in any operating mode returns the current value of seed for Valid0. Writing in privileged mode only sets the current seed value for Valid0. Writes in user mode are ignored.

**NOTE: Seed for Valid0 must be at least 0x4**

The DCC must only be enabled after programming a value greater than or equal to 0x4 in the VALID0 SEED register.

#### 11.4.5 DCC Counter1 Seed Register (DCCCNT1SEED)

Figure 11-11 and Table 11-6 describe the DCC Counter1 Seed register.

**Figure 11-11. DCC Counter1 Seed Register (DCCCNT1SEED) [offset = 10h]**

31	Reserved	20      19      16
	R-0	
15	COUNT1 SEED	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 11-6. DCC Counter1 Seed Register (DCCCNT0SEED) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-0	COUNT1 SEED		Seed value for DCC Counter1. Read in any operating mode returns the current value of seed for Counter1. Writing in privileged mode only sets the current seed value for Counter1. Writes in user mode are ignored.

**NOTE: Seed for Counter0 must be non-zero**

The DCC must only be enabled after programming a non-zero value in the COUNT1 SEED register.

#### 11.4.6 DCC Status Register (DCCSTAT)

Figure 11-7 and Table 11-2 describe the DCC Status register.

**Figure 11-12. DCC Status Register (DCCSTAT) [offset = 14h]**

31	Reserved	R-0	16
15	Reserved	R-0	2 1 0
			DONE ERR R/WPC-0 R/WPC-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; WP = Write in privileged mode only; -n = value after reset

**Table 11-7. DCC Status Register (DCCSTAT) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns 0. Writes have no effect.
1	DONE FLG	0	Single-Shot Sequence Done flag. Indicates that a single-shot DCC sequence is done without any error. Read: Single-shot sequence is not done. Write: Writing 0 has no effect.
		1	Read: Single-shot sequence is done without any error. Write: Writing 1 in privileged mode clears the DONE FLG.
		0	Error flag. Indicates that a DCC error has occurred. Read: DCC error has not occurred. Write: Writing 0 has no effect.
0	ERR FLG	1	Read: An error has occurred. Write: Writing 1 in privileged mode clears the ERR FLG.

#### 11.4.7 DCC Counter0 Value Register (DCCCNT0)

Figure 11-13 and Table 11-8 describe the DCC Counter0 Value register.

**Figure 11-13. DCC Counter0 Value Register (DCCCNT0) [offset = 18h]**

31	Reserved	R-0	20 19 16
15	COUNT0	R-0	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-8. DCC Counter0 Seed Register (DCCCNT0) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-0	COUNT0		Current value of DCC Counter0. Read in any operating mode returns the current value of Counter0. Writes have no effect.

---

**NOTE: Reads may not return exact current value of counter**

Reading the counter0 value while counting is enabled may not return the exact value of the counter0.

---

#### 11.4.8 DCC Valid0 Value Register (DCCVALID0)

Figure 11-14 and Table 11-9 describe the DCC Valid0 Value register.

**Figure 11-14. DCC Valid0 Value Register (DCCVALID0) [offset = 1Ch]**

31	Reserved	16
	R-0	
15	VALID0	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-9. DCC Valid0 Value Register (DCCVALID0) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	VALID0		Current value for DCC Valid0. Read in any operating mode returns the current value of Valid0. Writes have no effect.

---

**NOTE: Reads may not return exact current value of Valid0**

Reading the Valid0 value while counting is enabled may not return the exact value of the Valid0.

---

#### 11.4.9 DCC Counter1 Value Register (DCCCNT1)

Figure 11-15 and Table 11-10 describe the DCC Counter1 Value register.

**Figure 11-15. DCC Counter1 Value Register (DCCCNT1) [offset = 20h]**

31	Reserved	20      19      16
	R-0	R/WP-0
15	COUNT1	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 11-10. DCC Counter1 Value Register (DCCCNT1) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-0	COUNT1		Current value for DCC Counter1. Read in any operating mode returns the current value of Counter1. Writes have no effect

---

**NOTE: Reads may not return exact current value of counter**

Reading the counter1 value while counting is enabled may not return the exact value of the counter1.

---

#### 11.4.10 DCC Counter1 Clock Source Selection Register (DCCCNT1CLKSRC)

Figure 11-15 and Table 11-10 describe the DCC Counter1 Value register.

**Figure 11-16. DCC Counter1 Clock Source Selection Register (DCCCNT1CLKSRC) [offset = 24h]**

31											16	
	Reserved											
	R-0											
15	12	11					4	3			0	
	KEY		Reserved						CNT1 CLKSRC			
												R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 11-11. DCC Counter1 Value Register (DCCCNT1) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-12	KEY		Key to enable clock source selection for Counter1. Read in any operating mode returns the current value of the key. Writing in privileged mode sets the key value. Writing 1010 as the key enables the CNT1 CLKSRC field to define the clock source for counter1. Writing any other key value disables the clock source selection for counter1. Refer the device datasheet for available clock source options and the KEY required to enable these options for counter1.
11-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	CNT1 CLKSRC		Clock Source for Counter1 when KEY is programmed to be 0xA. Read in any operating mode returns the current value of CLKSRC. Writes in privileged mode select the clock source for Counter1. Refer the device datasheet for available clock source options and the KEY required to enable these options for counter1.

#### 11.4.11 DCC Counter0 Clock Source Selection Register (DCCCNT0CLKSRC)

Figure 11-15 and Table 11-10 describe the DCC Counter1 Value register.

**Figure 11-17. DCC Counter0 Clock Source Selection Register (DCCCNT0CLKSRC) [offset = 24h]**

31											16	
	Reserved											
	R-0											
15	4	3					0					
	Reserved		CNT0 CLKSRC						R/WP-0			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 11-12. DCC Counter0 Clock Source Selection Register (DCCCNT0CLKSRC) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	CNT0 CLKSRC		Clock Source for Counter0 Read in any operating mode returns the current value of CLKSRC. Writes in privileged mode select the clock source for Counter1. Refer the device datasheet for available clock source options for counter0.

## **Error Signaling Module (ESM)**

This chapter provides the details of the error signaling module (ESM) which aggregates device errors and provides internal and external error response based on error severity.

Topic	Page
<b>12.1 Overview .....</b>	<b>405</b>
<b>12.2 Module Operation .....</b>	<b>407</b>
<b>12.3 Recommended Programming Procedure .....</b>	<b>410</b>
<b>12.4 Control Registers .....</b>	<b>411</b>

## 12.1 Overview

The Error Signaling Module (ESM) collects and reports the various error conditions on the microcontroller. The error condition is categorized based on a severity level. Error response is then generated based on the category of the error. Possible error responses include a low priority interrupt, high priority interrupt, and an external pin action.

### 12.1.1 Feature List


- Up to 128 error channels are supported, divided into 3 different groups:
  - 64 Group1 (low severity) channels with configurable interrupt generation and configurable **ERROR** pin behavior
  - 32 Group2 (high severity) channels with predefined interrupt generation and predefined **ERROR** pin behavior
  - 32 Group3 (high severity) channels with no interrupt generation and predefined **ERROR** pin behavior. These channels have no interrupt response as they are reserved for CPU based diagnostics which generate aborts directly to the CPU.
- Dedicated device **ERROR** pin to signal an external observer
- Configurable timebase for **ERROR** pin output
- Error forcing capability for latent fault testing

### 12.1.2 Block Diagram

As shown in [Figure 12-1](#), the ESM channels are divided into three groups. Group1 channels are considered to be low severity. Group1 errors have a configurable interrupt response and configurable **ERROR** pin behavior. Group2 channels are **ERROR** high severity. Group2 errors always generate a high priority interrupt and an output on the **ERROR** pin. Group3 errors are reserved for high severity errors generated by diagnostics which have already generated a CPU abort response. Because an abort response is generated, there is no need to generate an interrupt response. Group3 errors always generate an **ERROR** pin output.

The ESM interrupt and **ERROR** pin behavior are also summarized in [Table 12-1](#).



**Figure 12-1. Block Diagram**



**Table 12-1. ESM Interrupt and ERROR Pin Behavior**

Error Group	Interrupt Generated	Interrupt priority	ERROR pin response generated
1	configurable interrupt	configurable priority	configurable output generation
2	interrupt generated	high priority	output generated
3	no interrupt	NA	output generated

Figure 12-2 and Figure 12-3 show the interrupt response handling and ERROR pin response handling with register configuration. The total active time of the ERROR pin is controlled by the Low-Time Counter Preload register (LTCP) and the key register (ESMEPSR) as shown in Figure 12-3. Please see Section 12.2.2 for details.

**Figure 12-2. Interrupt Response Handling****Figure 12-3. ERROR Pin Response Handling**

## 12.2 Module Operation

This device has 128 error channels, divided into 3 different error groups. Please refer to the device datasheet for ESM channel assignment details.

The ESM module has error flags for each error channel. The error status registers ESMSR1, ESMSR4, ESMSR2, ESMSR3 provide status information on a pending error of Group1 (Channel 0-31), Group1 (Channel 32-63), Group2, and Group3, respectively. The ESMEPSR register provides the current ERROR status. The module also provides a status shadow register, ESMSSR2, which maintains the error flags of Group2 until power-on reset (PORRST) is asserted. Please see [Section 12.2.1](#) for details of their behavior during power on reset and warm reset.

Once an error occurs, the ESM module will set the corresponding error flags. In addition, it can trigger an interrupt, ERROR pin outputs low depending on the ESM settings. Once the ERROR pin outputs low, a power on reset or a write of 0x5 to ESMEKR is required to release the ESM error pin back to normal state. Please see [Section 12.2.2](#) for details. The application can read the error status registers (ESMSR1, ESMSR4, ESMSR2, and ESMSR3) to debug the error. If an RST is triggered or the error interrupt has been served, the error flag of Group2 should be read from ESMSSR2 because the error flag in ESMSR2 will be cleared by RST.

The user can also test the functionality of the ERROR pin by forcing an error. Please see [Section 12.2.3](#) for details.

### 12.2.1 Reset Behavior

Power on reset:

- ERROR pin behavior  
When nPORRST is active, the ERROR pin is in a high impedance state (output drivers disabled).
- Register behavior  
After PORRST, all registers in ESM module will be re-initialized to the default value. All the error status registers are cleared to zero.

Warm reset (RST):

- ERROR pin behavior  
During RST, the ERROR pin is in “output active” state with pull-down disabled. The ERROR pin remains unchanged after RST.
- Register behavior  
After RST, ESMSR1, ESMSR4, ESMSSR2, ESMSR3 and ESMEPSR register values remains unchanged. Since RST does not clear the critical failure registers, the user can read those registers to debug the failures after RST pin goes back to high.  
After RST, if one of the flags in ESMSR1 and ESMSR4 is set, the interrupt service routine will be called once the corresponding interrupt is enabled.

---

**NOTE:** ESMSR2 is cleared after RST. The flag in ESMSR2 gets cleared when reading the appropriate vector in the ESMIOFFHR offset register. Reading ESMIOFFHR will not clear the ESMSR1, ESMSR4, and the shadow register ESMSSR2. Reading ESMIOFFLR will also not clear the ESMSR1 and ESMSR4.

---

### 12.2.2 ERROR Pin Timing


The ERROR pin is an active low function. The state of the pin is also readable from ERROR Pin Status Register (ESMEPSR). A warm reset (RST) does not affect the state of the pin. The pin is in a high-impedance state during power-on reset. Once the ESM module drives the ERROR pin low, it remains in this state for the time specified by the Low-Time Counter Preload register (LTCPR). Based on the time period of the peripheral clock (VCLK), the total active time of the ERROR pin can be calculated as:

$$t_{\overline{\text{ERROR}} \text{ low}} = t_{VCLK} \times (LTCP + 1) \quad (23)$$

Once this period expires, the  $\overline{\text{ERROR}}$  pin is set to high in case the reset of the  $\overline{\text{ERROR}}$  pin was requested. This request is done by writing an appropriate key (0x5) to the key register (ESMEKR) during the  $\overline{\text{ERROR}}$  pin low time. Here are a few examples:


Example 1: ESM detects a failure and drives the  $\overline{\text{ERROR}}$  pin low. No  $\overline{\text{ERROR}}$  pin reset is requested. The  $\overline{\text{ERROR}}$  pin continues outputting low until power on reset occurs.

**Figure 12-4.  $\overline{\text{ERROR}}$  Pin Timing - Example 1**



Example 2: ESM detects a failure and drives the  $\overline{\text{ERROR}}$  pin low. An  $\overline{\text{ERROR}}$  pin reset request is received before  $t_{\overline{\text{ERROR}}_{\text{low}}}$  expires. In this case, the  $\overline{\text{ERROR}}$  pin is set to high immediately after  $t_{\overline{\text{ERROR}}_{\text{low}}}$  expires.

**Figure 12-5.  $\overline{\text{ERROR}}$  Pin Timing - Example 2**




Example 3: ESM detects a failure and drives the  $\overline{\text{ERROR}}$  pin low. An  $\overline{\text{ERROR}}$  pin reset request is received after  $t_{\overline{\text{ERROR}}_{\text{low}}}$  expires. In this case, the  $\overline{\text{ERROR}}$  pin is set to high immediately after  $\overline{\text{ERROR}}$  pin reset request is received.

**Figure 12-6.  $\overline{\text{ERROR}}$  Pin Timing - Example 3**




Example 4: ESM detects a failure and drives the  $\overline{\text{ERROR}}$  pin low. Another failure occurs within the time the pin stays low. In this case, the low time counter will be reset when the other failure occurs. In other words,  $t_{\overline{\text{ERROR}}_{\text{low}}}$  should be counted from whenever the most recent failure occurs.

**Figure 12-7.  $\overline{\text{ERROR}}$  Pin Timing - Example 4**



Example 5: The reset of the  $\overline{\text{ERROR}}$  pin was requested by the software even before the failure occurs. In this case, the  $\overline{\text{ERROR}}$  pin is set to high immediately after  $t_{\overline{\text{ERROR}}_{\text{low}}}$  expires. This case is not recommended and should be avoided by the application.

**Figure 12-8.  $\overline{\text{ERROR}}$  Pin Timing - Example 5**



### 12.2.3 Forcing an Error Condition

The error response generation mechanism is testable by software by forcing an error condition. This allows testing the `ERROR` pin functionality. By writing a dedicated key to the error forcing key register (ESMEKR), the `ERROR` pin is set to low for the specified time. The following steps describe how to force an error condition:


1. Check `ERROR` Pin Status Register (ESMEPSR). This register must be “1” to switch into the error forcing mode.

The ESM module cannot be switched into the error forcing mode if a failure has already been detected in functional mode. The application command to switch to error forcing mode is ignored.

2. Write “1010b” to the error forcing key register (ESMEKR). After that, the `ERROR` pin should output low (error force mode).

Once the application puts the ESM module in the error forcing mode, the `ERROR` pin cannot indicate the normal error functionality. If a failure occurs during this time, it gets still latched and the LTC is reset and stopped. The error output pin is already driven low on account of the error forcing mode. When the ESM is forced back to normal functional mode, the LTC becomes active and forces the `ERROR` pin low until the expiration of the LTC (see [Figure 12-9](#)).

**Figure 12-9. ERROR Pin Timing - Example 6**




3. Write “0000” to the error forcing key register (ESMEKR) back to the active normal mode. If there are no errors detected while the ESM module is in the error forcing mode, the `ERROR` pin goes high immediately after exiting the error forcing mode.

## 12.3 Recommended Programming Procedure

During the initialization stage, the application code should follow the recommendations in [Figure 12-10](#) to initialize the ESM.

**Figure 12-10. ESM Initialization**



Once an error occurs, it can trigger an interrupt, `ERROR` pin outputs low depending on the ESM settings. Once the `ERROR` pin outputs low, a power on reset or a write of 0x5 to ESMEKR is required to release the ESM back to normal state. The application can read the error status registers (ESMSR1, ESMSR4, ESMSR2, and ESMSR3) to debug the error. If an `RST` is triggered or the error interrupt has been served, the error flag of Group2 should be read from ESMSR2 because the error flag in ESMSR2 will be cleared by `RST`.

## 12.4 Control Registers

This section describes the ESM registers. Each register begins on a 32-bit word boundary. The registers support 32-bit, 16-bit and 8-bit accesses. The base address for the control registers is FFFF F500h.

**Table 12-2. ESM Module Registers**

Address	Acronym	Register Description	Section
FFFF F500h	ESMEEPAPR1	ESM Enable <del>ERROR</del> Pin Action/Response Register 1	<a href="#">Section 12.4.1</a>
FFFF F504h	ESMDEPAPR1	ESM Disable <del>ERROR</del> Pin Action/Response Register 1	<a href="#">Section 12.4.2</a>
FFFF F508h	ESMIESR1	ESM Interrupt Enable Set/Status Register 1	<a href="#">Section 12.4.3</a>
FFFF F50Ch	ESMIECR1	ESM Interrupt Enable Clear/Status Register 1	<a href="#">Section 12.4.4</a>
FFFF F510h	ESMILSR1	Interrupt Level Set/Status Register 1	<a href="#">Section 12.4.5</a>
FFFF F514h	ESMILCR1	Interrupt Level Clear/Status Register 1	<a href="#">Section 12.4.6</a>
FFFF F518h	ESMSR1	ESM Status Register 1	<a href="#">Section 12.4.7</a>
FFFF F51Ch	ESMSR2	ESM Status Register 2	<a href="#">Section 12.4.8</a>
FFFF F520h	ESMSR3	ESM Status Register 3	<a href="#">Section 12.4.9</a>
FFFF F524h	ESMEPSR	ESM <del>ERROR</del> Pin Status Register	<a href="#">Section 12.4.10</a>
FFFF F528h	ESMIOFFHR	ESM Interrupt Offset High Register	<a href="#">Section 12.4.11</a>
FFFF F52Ch	ESMIOFFLR	ESM Interrupt Offset Low Register	<a href="#">Section 12.4.12</a>
FFFF F530h	ESMLTCR	ESM Low-Time Counter Register	<a href="#">Section 12.4.13</a>
FFFF F534h	ESMLTCPR	ESM Low-Time Counter Preload Register	<a href="#">Section 12.4.14</a>
FFFF F538h	ESMEKR	ESM Error Key Register	<a href="#">Section 12.4.15</a>
FFFF F53Ch	ESMSSR2	ESM Status Shadow Register 2	<a href="#">Section 12.4.16</a>
FFFF F540h	ESMIEPSR4	ESM Influence <del>ERROR</del> Pin Set/Status Register 4	<a href="#">Section 12.4.17</a>
FFFF F544h	ESMIEPCR4	ESM Influence <del>ERROR</del> Pin Clear/Status Register 4	<a href="#">Section 12.4.18</a>
FFFF F548h	ESMIESR4	ESM Interrupt Enable Set/Status Register 4	<a href="#">Section 12.4.19</a>
FFFF F54Ch	ESMIECR4	ESM Interrupt Enable Clear/Status Register 4	<a href="#">Section 12.4.20</a>
FFFF F550h	ESMILSR4	Interrupt Level Set/Status Register 4	<a href="#">Section 12.4.21</a>
FFFF F554h	ESMILCR4	Interrupt Level Clear/Status Register 4	<a href="#">Section 12.4.22</a>
FFFF F558h	ESMSR4	ESM Status Register 4	<a href="#">Section 12.4.23</a>

#### 12.4.1 ESM Enable $\overline{\text{ERROR}}$ Pin Action/Response Register 1 (ESMEEPAPR1)

This register is dedicated for Group1.

**Figure 12-11. ESM Enable  $\overline{\text{ERROR}}$  Pin Action/Response Register 1 (ESMEEPAPR1) [offset = FFFF F500h]**

31	IEPSET	16
	R/WP-0	
15	IEPSET	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-3. ESM Enable  $\overline{\text{ERROR}}$  Pin Action/Response Register 1 (ESMEEPAPR1) Field Descriptions**

Bit	Field	Value	Description
31-0	IEPSET		Enable $\overline{\text{ERROR}}$ Pin Action/Response on Group 1. <b>Read in User and Privileged mode. Write in Privileged mode only.</b> Read: Failure on channel x has no influence on $\overline{\text{ERROR}}$ pin. Write: Leaves the bit and the corresponding clear bit in the ESMIEPCR1 register unchanged. Read: Failure on channel x has influence on $\overline{\text{ERROR}}$ pin. Write: Enables failure influence on $\overline{\text{ERROR}}$ pin and sets the corresponding clear bit in the ESMIEPCR1 register.
		0	
		1	

#### 12.4.2 ESM Disable $\overline{\text{ERROR}}$ Pin Action/Response Register 1 (ESMDEPAPR1)

This register is dedicated for Group1.

**Figure 12-12. ESM Disable  $\overline{\text{ERROR}}$  Pin Action/Response Register 1 (ESMDEPAPR1) [offset = FFFF F504h]**

31	IEPCLR	16
	R/WP-0	
15	IEPCLR	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-4. ESM Disable  $\overline{\text{ERROR}}$  Pin Action/Response Register 1 (ESMDEPAPR1) Field Descriptions**

Bit	Field	Value	Description
31-0	IEPCLR		Disable $\overline{\text{ERROR}}$ Pin Action/Response on Group 1. <b>Read in User and Privileged mode. Write in Privileged mode only.</b> Read: Failure on channel x has no influence on $\overline{\text{ERROR}}$ pin. Write: Leaves the bit and the corresponding set bit in the ESMIEPSR1 register unchanged. Read: Failure on channel x has influence on $\overline{\text{ERROR}}$ pin. Write: Disables failure influence on $\overline{\text{ERROR}}$ pin and clears the corresponding set bit in the ESMIEPSR1 register.
		0	
		1	

### 12.4.3 ESM Interrupt Enable Set/Status Register 1 (ESMIESR1)

This register is dedicated for Group1.

**Figure 12-13. ESM Interrupt Enable Set/Status Register 1 (ESMIESR1) [offset = FFFF F508h]**

31	INTENSET	16
	R/WP-0	
15	INTENSET	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-5. ESM Interrupt Enable Set/Status Register 1 (ESMIESR1) Field Descriptions**

Bit	Field	Value	Description
31-0	INTENSET	0 1	<p>Set interrupt Enable <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: Interrupt is disabled. Write: Leaves the bit and the corresponding clear bit in the ESMIECR1 register unchanged.</p> <p>Read: Interrupt is enabled. Write: Enables interrupt and sets the corresponding clear bit in the ESMIECR1 register.</p>

### 12.4.4 ESM Interrupt Enable Clear/Status Register 1 (ESMIECR1)

This register is dedicated for Group1.

**Figure 12-14. ESM Interrupt Enable Clear/Status Register 1 (ESMIECR1) [offset = FFFF F50Ch]**

31	INTENCLR	16
	R/WP-0	
15	INTENCLR	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-6. ESM Interrupt Enable Clear/Status Register 1 (ESMIECR1) Field Descriptions**

Bit	Field	Value	Description
31-0	INTENCLR	0 1	<p>Clear Interrupt Enable <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: Interrupt is disabled. Write: Leaves the bit and the corresponding set bit in the ESMIESR1 register unchanged.</p> <p>Read: Interrupt is enabled. Write: Disables interrupt and clears the corresponding set bit in the ESMIESR1 register.</p>

#### 12.4.5 ESM Interrupt Level Set/Status Register 1 (ESMILSR1)

This register is dedicated for Group1.

**Figure 12-15. ESM Interrupt Level Set/Status Register 1 (ESMILSR1) [offset = FFFF F510h]**

31	INTLVLSET	16
	R/WP-0	
15	INTLVLSET	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-7. ESM Interrupt Level Set/Status Register 1 (ESMILSR1) Field Descriptions**

Bit	Field	Value	Description
31-0	INTLVLSET	0	<p>Set Interrupt Priority</p> <p><b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: Interrupt of channel x is mapped to low level interrupt line.</p> <p>Write: Leaves the bit and the corresponding clear bit in the ESMILCR1 register unchanged.</p>

#### 12.4.6 ESM Interrupt Level Clear/Status Register 1 (ESMILCR1)

This register is dedicated for Group1.

**Figure 12-16. ESM Interrupt Level Clear/Status Register 1 (ESMILCR1) [offset = FFFF F514h]**

31	INTLVLCLR	16
	R/WP-0	
15	INTLVLCLR	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-8. ESM Interrupt Level Clear/Status Register 1 (ESMILCR1) Field Descriptions**

Bit	Field	Value	Description
31-0	INTLVLCLR	0	<p>Clear Interrupt Priority.</p> <p><b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: Interrupt of channel x is mapped to low level interrupt line.</p> <p>Write: Leaves the bit and the corresponding set bit in the ESMILSR1 register unchanged.</p>

### 12.4.7 ESM Status Register 1 (ESMSR1)

This register is dedicated for Group1.

**Figure 12-17. ESM Status Register 1 (ESMSR1) [offset = FFFF F518h]**

31	ESF	16
	R/WPC-X/0	
15	ESF	0
	R/WPC-X/0	

LEGEND: R/W = Read/Write; R = Read; C = Clear; WP = Write in privileged mode only; -n = value after reset/PORRST; X = Value unchanged

**Table 12-9. ESM Status Register 1 (ESMSR1) Field Descriptions**

Bit	Field	Value	Description
31-0	ESF	0 1	<p>Error Status Flag. Provides status information on a pending error.  <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: No error occurred; no interrupt is pending.          Write: Leaves the bit unchanged.</p> <p>Read: Error occurred; interrupt is pending.          Write: Clears the bit.</p> <p><b>Note:</b> After nRST, if one of these flags are set and the corresponding interrupt are enabled, the interrupt service routine will be called.</p>

### 12.4.8 ESM Status Register 2 (ESMSR2)

This register is dedicated for Group2.

**Figure 12-18. ESM Status Register 2 (ESMSR2) [offset = FFFF F51Ch]**

31	ESF	16
	R/WPC-0	
15	ESF	0
	R/WPC-0	

LEGEND: R/W = Read/Write; R = Read; C = Clear; WP = Write in privileged mode only; -n = value after reset

**Table 12-10. ESM Status Register 2 (ESMSR2) Field Descriptions**

Bit	Field	Value	Description
31-0	ESF	0 1	<p>Error Status Flag. Provides status information on a pending error.  <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: No error occurred; no interrupt is pending.          Write: Leaves the bit unchanged.</p> <p>Read: Error occurred; interrupt is pending.          Write: Clears the bit. ESMSSR2 is not impacted by this action.</p> <p><b>Note:</b> In normal operation the flag gets cleared when reading the appropriate vector in the ESMIOFFHR offset register. Reading ESMIOFFHR will not clear the ESMSR1 and the shadow register ESMSSR2.</p>

### 12.4.9 ESM Status Register 3 (ESMSR3)

This register is dedicated for Group3.

**Figure 12-19. ESM Status Register 3 (ESMSR3) [offset = FFFF F520h]**

31		16
	ESF	
	R/WPC-X/0	
15		0
	ESF	
	R/WPC-X/0	

LEGEND: R/W = Read/Write; R = Read; C = Clear; WP = Write in privileged mode only; -n = value after reset/PORRST; X = Value unchanged

**Table 12-11. ESM Status Register 3 (ESMSR3) Field Descriptions**

Bit	Field	Value	Description
31-0	ESF	0	Error Status Flag. Provides status information on a pending error. <b>Read in User and Privileged mode. Write in Privileged mode only.</b> Read: No error occurred. Write: Leaves the bit unchanged.
		1	Read: Error occurred. Write: Clears the bit.

### 12.4.10 ESM ERROR Pin Status Register (ESMEPSR)

**Figure 12-20. ESM ERROR Pin Status Register (ESMEPSR) [offset = FFFF F524h]**

31		16
	Reserved	
	R-0	
15		1 0
	Reserved	EPSF
	R-0	R-X/1


LEGEND: R = Read only; -n = value after reset/PORRST; X = Value unchanged

**Table 12-12. ESM ERROR Pin Status Register (ESMEPSR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	EPSF	0	ERROR Pin Status Flag. Provides status information for the ERROR Pin. <b>Read/Write in User and Privileged mode.</b> Read: ERROR Pin is low (active) if any error has occurred. Write: Writes have no effect. Read: ERROR Pin is high if no error has occurred. Write: Writes have no effect. <b>Note:</b> This flag will be set to 1 after PORRST. The value will be unchanged after nRST. The ERROR pin status remains un-changed during after nRST.
		1	

### 12.4.11 ESM Interrupt Offset High Register (ESMIOFFHR)

**Figure 12-21. ESM Interrupt Offset High Register (ESMIOFFHR) [offset = FFFF F528h]**




LEGEND: R = Read only; -n = value after reset

**Table 12-13. ESM Interrupt Offset High Register (ESMIOFFHR) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Read returns 0. Writes have no effect.
6-0	INTOFFH		<p>Offset High Level Interrupt. This vector gives the channel number of the highest pending interrupt request for the high level interrupt line. Interrupts of error Group2 have higher priority than interrupts of error Group1. Inside a group, channel 0 has highest priority and channel 31 has lowest priority.</p> <p><b>User and privileged mode (read):</b></p> <p>Returns number of pending interrupt with the highest priority for the high level interrupt line.</p> <ul style="list-style-type: none"> <li>0 No pending interrupt.</li> <li>1h Interrupt pending for channel 0, error Group1.</li> <li>... ...</li> <li>20h Interrupt pending for channel 31, error Group1.</li> <li>21h Interrupt pending for channel 0, error Group2.</li> <li>... ...</li> <li>40h Interrupt pending for channel 31, error Group2.</li> <li>41h Interrupt pending for channel 32, error Group1.</li> <li>... ...</li> <li>60h Interrupt pending for channel 63, error Group1.</li> </ul> <p><b>Note:</b> Reading the interrupt vector will clear the corresponding flag in the ESMSR2 register; will not clear ESMSR1 and ESMSSR2 and the offset register gets updated.</p> <p><b>User and privileged mode (write):</b></p> <p>Writes have no effect.</p>

### 12.4.12 ESM Interrupt Offset Low Register (ESMIOFFLR)

**Figure 12-22. ESM Interrupt Offset Low Register (ESMIOFFLR) [offset = FFFF F52Ch]**



LEGEND: R = Read only; -n = value after reset

**Table 12-14. ESM Interrupt Offset Low Register (ESMIOFFLR) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Read returns 0. Writes have no effect.
6-0	INTOFFL		<p>Offset Low Level Interrupt. This vector gives the channel number of the highest pending interrupt request for the low level interrupt line. Inside a group, channel 0 has highest priority and channel 31 has lowest priority.</p> <p><b>User and privileged mode (read):</b>            Returns number of pending interrupt with the highest priority for the low level interrupt line.            No pending interrupt.            Interrupt pending for channel 0, error Group1.            ...            Interrupt pending for channel 31, error Group1.            Interrupt pending for channel 32, error Group1.            ...            Interrupt pending for channel 63, error Group1.</p> <p><b>Note:</b> Reading the interrupt vector will <b>not</b> clear the corresponding flag in the ESMSR1 register. Group2 interrupts are fixed to the high level interrupt line only.</p> <p><b>User and privileged mode (write):</b>            Writes have no effect.</p>

### 12.4.13 ESM Low-Time Counter Register (ESMLTCR)

**Figure 12-23. ESM Low-Time Counter Register (ESMLTCR) [offset = FFFF F530h]**

31	Reserved	16
	R-0	
15	LTC	0
	R-3FFFh	

LEGEND: R = Read; -n = value after reset

**Table 12-15. ESM Low-Time Counter Register (ESMLTCR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	LTC		<p>ERROR Pin Low-Time Counter 16bit pre-loadable down-counter to control low-time of <u>ERROR</u> pin. The low-time counter is triggered by the peripheral clock (VCLK).</p> <p><b>Note:</b> Low time counter is set to the default preload value of the ESMLTCPY in the following cases:</p> <ol style="list-style-type: none"> <li>1. Reset (power on reset or warm reset)</li> <li>2. An error occurs</li> <li>3. User forces an error</li> </ol>

### 12.4.14 ESM Low-Time Counter Preload Register (ESMLTCPY)

**Figure 12-24. ESM Low-Time Counter Preload Register (ESMLTCPY) [offset = FFFF F534h]**

31	Reserved	16
	R-0	
15      14      13	LTCP	0
R/WP-0		R-1

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-16. ESM Low-Time Counter Preload Register (ESMLTCPY) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	LTCP		<p>ERROR Pin Low-Time Counter Pre-load Value 16bit pre-load value for the <u>ERROR</u> pin low-time counter.</p> <p><b>Note:</b> Only LTCP.15 and LTCP.14 are configurable (privileged mode write).</p>

### 12.4.15 ESM Error Key Register (ESMEKR)

Figure 12-25. ESM Error Key Register (ESMEKR) [offset = FFFF F538h]

31	Reserved	16
R-0		
15	Reserved	4      3      0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

Table 12-17. ESM Error Key Register (ESMEKR) Field Descriptions

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	EKEY	0 Ah 5h All other values	Error Key. The key to reset the <b>ERROR</b> pin or to force an error on the <b>ERROR</b> pin. <b>User and privileged mode (read):</b> Returns current value of the EKEY. <b>Privileged mode (write):</b> Activates normal mode (recommended default mode). Forces error on <b>ERROR</b> pin. The <b>ERROR</b> pin set to high when the low time counter (LTC) has completed; then the EKEY bit will switch back to normal mode (EKEY = 0000) Activates normal mode.

### 12.4.16 ESM Status Shadow Register 2 (ESMSSR2)

This register is dedicated for Group2.

Figure 12-26. ESM Status Shadow Register 2 (ESMSSR2) [offset = FFFF F53Ch]

31	ESF	16
R/WPC-X/0		
15	ESF	0
R/WPC-X/0		

LEGEND: R/W = Read/Write; R = Read; C = Clear; WP = Write in privileged mode only; -n = value after reset/PORRST; X = Value unchanged

Table 12-18. ESM Status Shadow Register 2 (ESMSSR2) Field Descriptions

Bit	Field	Value	Description
31-0	ESF	0 1	Error Status Flag. Shadow register for status information on pending error. <b>Read in User and Privileged mode. Write in Privileged mode only.</b> Read: No error occurred. Write: Leaves the bit unchanged. Read: Error occurred. Write: Clears the bit. ESMSSR2 is not impacted by this action. <b>Note:</b> Errors are stored until they are cleared by the software or at power-on reset (PORRST).

#### 12.4.17 ESM Influence **ERROR** Pin Set/Status Register 4 (ESMIEPSR4)

This register is dedicated for Group1.

**Figure 12-27. ESM Influence **ERROR** Pin Set/Status Register 4 (ESMIEPSR4) [offset = FFFF F540h]**

31	IEPSET[63:48]	16
	R/WP-0	
15	IEPSET[47:32]	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-19. ESM Influence **ERROR** Pin Set/Status Register 4 (ESMIEPSR4) Field Descriptions**

Bit	Field	Value	Description
63-32	IEPSET	0 1	<p>Set Influence on <b>ERROR</b> Pin  <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: Failure on channel x has no influence on <b>ERROR</b> pin.          Write: Leaves the bit and the corresponding clear bit in the ESMIEPCR4 register unchanged.</p> <p>Read: Failure on channel x has influence on <b>ERROR</b> pin.          Write: Enables failure influence on <b>ERROR</b> pin and sets the corresponding clear bit in the ESMIEPCR4 register.</p>

#### 12.4.18 ESM Influence **ERROR** Pin Clear/Status Register 4 (ESMIEPCR4)

This register is dedicated for Group1.

**Figure 12-28. ESM Influence **ERROR** Pin Clear/Status Register 4 (ESMIEPCR4) [offset = FFFF F544h]**

31	IEPCLR[63:48]	16
	R/WP-0	
15	IEPCLR[47:32]	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-20. ESM Influence **ERROR** Pin Clear/Status Register 4 (ESMIEPCR4) Field Descriptions**

Bit	Field	Value	Description
63-32	IEPCLR	0 1	<p>Clear Influence on <b>ERROR</b> Pin  <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: Failure on channel x has no influence on <b>ERROR</b> pin.          Write: Leaves the bit and the corresponding clear bit in the ESMIEPSR4 register unchanged.</p> <p>Read: Failure on channel x has influence on <b>ERROR</b> pin.          Write: Disables failure influence on <b>ERROR</b> pin and clears the corresponding clear bit in the ESMIEPSR4 register.</p>

#### 12.4.19 ESM Interrupt Enable Set/Status Register 4 (ESMIESR4)

This register is dedicated for Group1.

**Figure 12-29. ESM Interrupt Enable Set/Status Register 4 (ESMIESR4) [offset = FFFF F548h]**

31	INTENSET[63:48] R/WP-0	16
15	INTENSET[47:32] R/WP-0	0

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-21. ESM Interrupt Enable Set/Status Register 4 (ESMIESR4) Field Descriptions**

Bit	Field	Value	Description
63-32	INTENSET	0 1	<p>Set Interrupt Enable <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: Interrupt is disabled. Write: Leaves the bit and the corresponding clear bit in the ESMIECR4 register unchanged.</p> <p>Read: Interrupt is enabled. Write: Enables interrupt and sets the corresponding clear bit in the ESMIECR4 register.</p>

#### 12.4.20 ESM Interrupt Enable Clear/Status Register 4 (ESMIECR4)

This register is dedicated for Group1.

**Figure 12-30. ESM Interrupt Enable Clear/Status Register 4 (ESMIECR4) [offset = FFFF F54Ch]**

31	INTENCLR[63:48] R/WP-0	16
15	INTENCLR[47:32] R/WP-0	0

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-22. ESM Interrupt Enable Clear/Status Register 4 (ESMIECR4) Field Descriptions**

Bit	Field	Value	Description
63-32	INTENCLR	0 1	<p>Clear Interrupt Enable <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: Interrupt is disabled. Write: Leaves the bit and the corresponding clear bit in the ESMIESR4 register unchanged.</p> <p>Read: Interrupt is enabled. Write: Disables interrupt and clears the corresponding clear bit in the ESMIESR4 register.</p>

### 12.4.21 ESM Interrupt Level Set/Status Register 4 (ESMILSR4)

This register is dedicated for Group1.

**Figure 12-31. ESM Interrupt Level Set/Status Register 4 (ESMILSR4) [offset = FFFF F550h]**

31	INTLVLSET[63:48] R/WP-0	16
15	INTLVLSET[47:32] R/WP-0	0

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-23. ESM Interrupt Level Set/Status Register 4 (ESMILSR4) Field Descriptions**

Bit	Field	Value	Description
63-32	INTLVLSET	0 1	<p>Set Interrupt Level <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: Read: Interrupt of channel x is mapped to low level interrupt line. Write: Leaves the bit and the corresponding clear bit in the ESMILCR4 register unchanged.</p> <p>Read: Interrupt of channel x is mapped to high level interrupt line. Write: Maps interrupt of channel x to high level interrupt line and sets the corresponding clear bit in the ESMILCR4 register.</p>

### 12.4.22 ESM Interrupt Level Clear/Status Register 4 (ESMILCR4)

This register is dedicated for Group1.

**Figure 12-32. ESM Interrupt Level Clear/Status Register 4 (ESMILCR4) [offset = FFFF F554h]**

31	INTLVLCLR[63:48] R/WP-0	16
15	INTLVLCLR[47:32] R/WP-0	0

LEGEND: R/W = Read/Write; R = Read; WP = Write in privileged mode only; -n = value after reset

**Table 12-24. ESM Interrupt Level Clear/Status Register 4 (ESMILCR4) Field Descriptions**

Bit	Field	Value	Description
63-32	INTLVLCLR	0 1	<p>Clear Interrupt Level <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: Interrupt of channel x is mapped to low level interrupt line. Write: Leaves the bit and the corresponding set bit in the ESMILSR4 register unchanged.</p> <p>Read: Interrupt of channel x is mapped to high level interrupt line. Write: Maps interrupt of channel x to low level interrupt line and clears the corresponding set bit in the ESMILSR4 register.</p>

### 12.4.23 ESM Status Register 4 (ESMSR4)

This register is dedicated for Group1.

**Figure 12-33. ESM Status Register 4 (ESMSR4) [offset = FFFF F558h]**

31	ESF[63:48] R/WPC-X/0	16
15	ESF[47:32] R/WPC-X/0	0

LEGEND: R/W = Read/Write; R = Read; C = Clear; WP = Write in privileged mode only; -n = value after reset/PORRST; X = Value unchanged

**Table 12-25. ESM Status Register 4 (ESMSR4) Field Descriptions**

Bit	Field	Value	Description
63-32	ESF	0 1	<p>Error Status Flag. Provides status information on a pending error.  <b>Read in User and Privileged mode. Write in Privileged mode only.</b></p> <p>Read: No error occurred; no interrupt is pending.          Write: Leaves the bit unchanged.</p> <p>Read: Error occurred; interrupt is pending.          Write: Clears the bit.</p> <p><b>Note:</b> After <math>\overline{RST}</math>, if one of these flags are set and the corresponding interrupt are enabled, the interrupt service routine will be called.</p>

## ***Real-Time Interrupt (RTI) Module***

This chapter describes the functionality of the real-time interrupt (RTI) module. The RTI is designed as an operating system timer to support a real time operating system (RTOS).

---

**NOTE:** This chapter describes a superset implementation of the RTI module that includes features and functionality related to DMA, FlexRay, and Timbase control. These features are dependent on the device-specific feature content. Consult your device-specific datasheet to determine the applicability of these features to your device being used.

---

Topic	Page
13.1 Overview .....	426
13.2 Module Operation .....	427
13.3 Control Registers .....	437

## 13.1 Overview

The real-time interrupt (RTI) module provides timer functionality for operating systems and for benchmarking code. The RTI module can incorporate several counters that define the timebases needed for scheduling in the operating system.

The timers also allow you to benchmark certain areas of code by reading the values of the counters at the beginning and the end of the desired code range and calculating the difference between the values.

In addition the RTI provides a mechanism to synchronize the operating system to the FlexRay communication cycle. Clock supervision allows for detection of issues on the FlexRay bus with an automatic switch to an internally generated timebase when a failure with the FlexRay timebase is detected.

### 13.1.1 Features

The RTI module has the following features:

- Two independent 64 bit counter blocks
- Four configurable compares for generating operating system ticks or DMA requests. Each event can be driven by either counter block 0 or counter block 1.
- One counter block usable for application synchronization to FlexRay network including clock supervision
- Fast enabling/disabling of events
- Two time stamp (capture) functions for system or peripheral interrupts, one for each counter block
- Digital windowed watchdog

### 13.1.2 Industry Standard Compliance Statement

This module is specifically designed to fulfill the requirements for OSEK (Offene Systeme und deren Schnittstellen für die Elektronik im Kraftfahrzeug, or Open Systems and the Corresponding Interfaces for Automotive Electronics) as well as OSEK/time-compliant operating systems, but is not limited to it.

## 13.2 Module Operation


Figure 13-1 illustrates the high level block diagram of the RTI module.

The RTI module has two independent counter blocks for generating different timebases: counter block 0 and counter block 1. The two counter blocks provide the same basic functionality, but counter block 0 has the additional functionality of being able to work with the FlexRay Macrotick (NTU0) or Start of Cycle (NTU1) and perform clock supervision to detect a missing signal.

A compare unit compares the counters with programmable values and generates four independent interrupt or DMA requests on compare matches. Each of the compare registers can be programmed to be compared to either counter block 0 or counter block 1.

The following sections describe the individual functions in more detail.

**Figure 13-1. RTI Block Diagram**



### 13.2.1 Counter Operation


Each counter block consists of the following (see Figure 13-2):

- One 32-bit prescale counter (RTIUC0 or RTIUC1)
- One 32-bit free running counter (RTIFRC0 or RTIFRC1)

The RTIUC0/1 is driven by the RTICLK and counts up until the compare value in the compare up counter register (RTICPUC0 or RTICPUC1) is reached. When the compare matches, RTIFRC0/1 is incremented and RTIUC0/1 is reset to 0. If RTIFRC0/1 overflows, an interrupt is generated to the vectored interrupt manager (VIM). The overflow interrupt is not intended to generate the timebase for the operating system. See Section 13.2.2 for the timebase generation. The up counter together with the compare up counter value prescale the RTI clock. The resulting formula for the frequency of the free running counter (RTIFRC0/1) is:

$$f_{RTIFRCx} = \begin{cases} \frac{f_{RTICLK}}{RTICPUCx + 1} & \text{when } RTICPUCx \neq 0 \\ \frac{f_{RTICLK}}{2^{32}} & \text{when } RTICPUCx = 0 \end{cases} \quad (24)$$

The counter values can be determined by reading the respective counter registers or by generating a hardware event which captures the counter value into the respective capture register. Both functions are described in the following sections.

**Figure 13-2. Counter Block Diagram**

### 13.2.1.1 Counter and Capture Read Consistency

Portions of the device internal databus is 32-bits wide. If the application wants to read the 64-bit counters or the 64-bit capture values, a certain order of 32-bit read operations needs to be followed. This is to prevent one counter incrementing in between the two separate read operations to both counters.

#### Reading the Counters

The free running counter (RTIFRCx) must be read first. This priority will ensure that in the cycle when the CPU reads RTIFRCx, the up counter value is stored in its counter register (RTIUCx). The second read has to access the up counter register (RTIUCx), which then holds the value which corresponds to the number of RTICLK cycles that have elapsed at the time reading the free running counter register (RTIFRCx).

---

**NOTE:** The up counters are implemented as shadow registers. Reading RTIUCx without having read RTIFRCx first will return always the same value. RTIUCx will only be updated when RTIFRCx is read.

---

#### Reading the Capture Values

The free running counter capture register (RTICAFCRx) must be read first. This priority will ensure that in the cycle when the CPU reads RTICAFCRx, the up counter value is stored in its counter register (RTICAUCx). The second read has to access the up counter register (RTICAUCx), which then holds the value captured at the time when reading the capture free running counter register (RTICAFCRx).

---

**NOTE:** The capture up counter registers are implemented as shadow registers. Reading RTICAUCx without having read RTICAFCRx first will return always the same value. RTICAUCx will only be updated when RTICAFCRx is read.

---

### 13.2.1.2 Capture Feature

Both counter blocks also provide a capture feature on external events. Two capture sources can trigger the capture event. The source triggering the block is configurable (RTICAPCTRL). The sources originate from the Vectored Interrupt Manager (VIM) and allow the generation of capture events when a peripheral modules has generated an interrupt. Any of the peripheral interrupts can be selected as the capture event in the VIM.

When an event is detected, RTIUCx and RTIFRCx are stored in the capture up counter (RTICAUCx) and capture free running counter (RTICAFCRx) registers. The read order of the captured values must be the same as the read order of the actual counters (see [Section 13.2.1.1](#)).

### 13.2.2 Interrupt/DMA Requests

There are four compare registers (RTICOMP $y$ ) to generate interrupt requests to the VIM or DMA requests to the DMA controller. The interrupts can be used to generate different timebases for the operating system. Each of the compare registers can be configured to be compared to either RTIFRC0 or RTIFRC1. When the counter value matches the compare value, an interrupt is generated. To allow periodic interrupts, a certain value can be added to the compare value in RTICOMP $y$  automatically. This value is stored in the update compare register (RTIUDCP $y$ ) and will be added after a compare is matched. The period of the generated interrupt/DMA request can be calculated with:

$$t_{COMPx} = t_{RTICLK} \times (RTICPUCy + 1) \times RTIUDCPy$$


if RTICPUCy = 0,

$$t_{COMPx} = t_{RTICLK} \times 2^{32} \times RTIUDCPy$$

if RTIUDCPy = 0,

$$t_{COMPx} = t_{RTICLK} \times (RTICPUCy + 1) \times 2^{32} \quad (25)$$

**Figure 13-3. Compare Unit Block Diagram (shows only 1 of 4 blocks for simplification)**



Another interrupt that can be generated is the overflow interrupt (OVLINTx) in case the RTIFRCx counter overflows.

The interrupts/DMA requests can be enabled in the **RTISETINTENA** register and disabled in the **RTCLEARINTENA** register. The **RTIINTFLAG** register shows the pending interrupts.

### 13.2.3 RTI Clocking

The counter blocks are clocked with **RTICLK** (for definition see [Section 2.2.2, Clock Domains](#)). Counter block 0 can be clocked in addition by either the FlexRay Macrotick (NTU0) or the FlexRay Start of Cycle (NTU1).


A clock supervision for the NTUx clocking scheme is implemented to avoid missing operating system ticks.

### 13.2.4 Synchronizing Timer Events to Network Time (NTU)

For applications which are participating on a time-triggered communication bus, it is often beneficial to synchronize the application or operating system to the network time. The RTI provides a feature to increment Free Running Counter 0 (RTIFRC0) by a periodic clock provided by the communication module. In this case two different clocks can be chosen. One is the FlexRay module Macrotick (NTU0) and the other is the Start of Cycle (NTU1) information of the same module.

The application has control over which clock (**RTICLK**, **NTU0**, **NTU1**) should be used for clocking **RTIFRC0**. If **NTUx** is used, a clock supervision circuit allows to monitor this clock and provides a fallback solution, should the clock be non-functional (missing). A too fast running **NTUx** cannot be detected.

**RTIUC0** is utilized to monitor the **NTUx** signal. A detection window can be programmed in which a valid **NTU** clock pulse needs to occur. If no pulse is detected, the RTI automatically switches back to clock the Free Running Counter 0 with **RTIUC0**. In order to avoid a big jitter in the operating ticks, in case a switch back to **RTIUC0** happens, **RTICPUC0** should be set to a value so the clock frequency **RTIUC0** outputs is approximately the same as the **NTUx** frequency.

**Figure 13-4. Timebase Control**


#### 13.2.4.1 Detecting Clock Edges


To detect clock edges on the NTUx signal, the timebase low compare has to be set lower or equal than the value stored in the RTICPUC0 register and the timebase high compare has to be set higher than 0 and lower than the timebase low compare value. This effectively opens a window in which an edge of the NTUx signal is expected (see [Figure 13-5](#)). Outside this window, no edges will be detected. If no edge will occur inside the detection window, the multiplexer is switched to internal timebase. The application can select to generate a timebase interrupt (TBINT) and if the INC bit is set, also will automatically increment RTIFRC0 by one to compensate for the missed clock cycle of NTUx. If an edge occurs inside the window, RTIUC0 will be reset to synchronize the two timebases.

In order to make the edge detection work properly, the value in RTICPUC0 needs to be adapted so that RTIUC0 has a similar period as NTUx.

---

**NOTE:** To ensure the NTUx signal is properly detected, the NTUx period must be at least twice as long as the RTICLK period.

---

**Figure 13-5. Clock Detection Scheme**


### 13.2.4.2 Switching from Internal Source to External Source

If the application switches from an internal source to an external source, the two signals must be synchronized (see [Figure 13-6](#)). The synchronization will occur when the TBEXT bit is set. RTIUC0 will be reset and the edge detection circuit will be active for one (RTICPUC0 + RTITBHCMP) period or until an edge is detected. If there is no pulse during this period, the source will be reset from an external clock source to an internal clock source. If an edge is detected, the windowed edge detection behavior will take place. Setting the TBEXT bit will not increment free running counter 0.

**NOTE:** If an external timebase is used, then the software must ensure that timebase low compare and timebase high compare are programmed to a valid state before switching TBEXT to an external source. This state is necessary to allow the timebase control circuit to operate correctly. The following condition must be met:


- $\text{RTITBHCMP} < \text{RTITBLCOMP} \leq \text{RTICPUC0}$

RTITBHCMP must be lower than RTICPUC0 because RTIUC0 will be reset if RTICPUC0 is reached. RTITBHCMP will represent the number of RTICLK cycles from RTICPUC0 until the circuit switches to the internal timebase when no NTU edge is detected.

If an external timebase is used, RTIGCTRL[0] must be set to 1 (enable RTIUC0) to ensure that the timebase control circuit does not wait indefinitely for an incoming signal.

[Figure 13-6](#) shows a timing example for the synchronization phase when the TBEXT bit is set.


**Figure 13-6. Switch to NTUx**



### 13.2.4.3 Switching from External Source to Internal Source


When the edge detection is active ( $\text{TBEXT} = 1$ ) and no clock edge of NTUX is detected inside the programmed detection window, the RTI will automatically switch the timebase to RTIUC0. [Figure 13-7](#) shows a timing example for a missing NTU signal. In the case where the INC bit is set, RTIFRC0 will automatically be incremented by one to compensate for the missed NTU pulse.

Setting  $\text{TBEXT} = 0$  will also switch the clock source for RTIFRC0 to RTIUC0.

**Figure 13-7. Missing NTUx Signal Example**


### 13.2.5 Digital Watchdog (DWD)

The digital watchdog (DWD) is an optional safety diagnostic which can detect a runaway CPU and generate either a reset or NMI (non-maskable interrupt) response. It generates resets or NMIs after a programmable period, or if no correct key sequence was written to the RTIWDKEY register. [Figure 13-8](#) illustrates the DWD.

**Figure 13-8. Digital Watchdog**


### 13.2.5.1 Digital Watchdog (DWD)

The DWD is disabled by default. If it should be used, it must be enabled by writing a 32-bit value, which is the inverted value of the hardwired code in the module, to the RTIDWDCTRL register.

---

**NOTE:** Once the DWD is enabled, it cannot be disabled except by system reset or power on reset.


---

If the correct key sequence is written to the RTIWDKEY register (0xE51A followed by 0xA35C), the 25-bit DWD down counter is reloaded with the left justified 12-bit preload value stored in RTIDWDPRLD. If an incorrect value is written, a watchdog reset or NMI will occur immediately. A reset or NMI will also be generated when the DWD down counter is decremented to 0.

While the device is in suspend mode (halting debug mode), the DWD down counter keeps the value it had when entering suspend mode.

The DWD down counter will be decremented with the RTICLK frequency.

Figure 13-9. DWD Operation



The expiration time of the DWD down counter can be determined with the following equation:

$$t_{exp} = (DWDPRLD + 1) \times 2^{13}/RTICLK$$

where

$$DWDPRLD = 0\dots4095$$

---

**NOTE:** Care should be taken to ensure that the CPU write to the watchdog register is made allowing time for the write to propagate to the RTI.

---

### 13.2.5.2 Digital Windowed Watchdog (DWWD)

In addition to the time-out boundary configurable via the digital watchdog discussed in [Section 13.2.5.1](#), for enhanced safety metrics it is desirable to check for a watchdog "pet" within a time window rather than using a single time threshold. This is enabled by the digital windowed watchdog (DWWD) feature.

- Functional Behavior

The DWWD opens a configurable time window in which the watchdog must be serviced. Any attempt to service the watchdog outside this time window, or a failure to service the watchdog in this time window, will cause the watchdog to generate either a reset or a NMI to the CPU. This is controlled by configuring the RTIWWDRXNCTRL register. As with the DWD, the DWWD is disabled after power on reset. When the DWWD is configured to generate a non-maskable interrupt on a window violation, the watchdog counter continues to count down. The NMI handler needs to clear the watchdog violation status flag(s) and then

service the watchdog by writing the correct sequence in the watchdog key register. This service will cause the watchdog counter to get reloaded from the preload value and start counting down. If the NMI handler does not service the watchdog in time, it could count down all the way to zero and wrap around. If the NMI Handler does not service the watchdog in time, the NMI gets generated continuously, each time the counter counts to '0'.


The DWWD uses the Digital Watchdog (DWD) preload register (RTIDWDPRLD) setting to define the end-time of the window. The start-time of the window is defined by a window size configuration register(RTIWWDSIZECTRL).

The default window size is set to 100%, which corresponds to the DWD functionality of a time-out-only watchdog. The window size can be selected (through register RTIWWDSIZECTRL) from among 100%, 50%, 25%, 12.5%, 6.25% and 3.125% as shown in [Figure 13-10](#). The window with the respective size will be opened before the end of the DWD expiration. The user has to serve the watchdog in the window. Otherwise, a reset or NMI will generate. [Figure 13-11](#) shows an DWWD operation example (25% window).


- Configuration of DWWD

The DWWD preload value (same as DWD preload) can only be configured when the DWWD counter is disabled. The window size and watchdog reaction to a violation can be configured even after the watchdog has been enabled. Any changes to the window size and watchdog reaction configurations will only take effect after the next servicing of the DWWD. This feature can be utilized to dynamically set windows of different sizes based on task execution time, adding a program sequence element to the diagnostic which can improve fault coverage.

**Figure 13-10. Digital Windowed Watchdog Timing Example**



**Figure 13-11. Digital Windowed Watchdog Operation Example (25% Window)**



### 13.2.6 Low Power Modes

Low power modes allow the trade off of the current used during low power versus functionality and fast wakeup response. All low power modes have the following characteristics:

- CPU and system clocks are disabled.
- Flash banks and pump are in sleep mode.
- All peripheral modules are in low power modes and the clocks are disabled (exceptions to this may occur and would be documented in the specific device data sheet).

Flexibility in enabling and disabling clocks allows for many different low-power modes (see [Section 2.2.3, Low Power Modes](#)).

The operation of the RTI Module is guaranteed in Run, Doze and Snooze modes. In Sleep mode, all clocks will be switched off and the RTI will not work.

In Doze and Snooze modes, the RTI is active and is able to wake up the device with compare, timebase and overflow interrupts. The compare interrupts can be used to periodically wake up the device. The overflow interrupt can be used to notify the operating system that a counter overflow has occurred.

Capturing events generated by the Vectored Interrupt Module (VIM) is also possible since, in both of these low power modes, the peripheral modules are able to generate interrupts that can trigger capture events. Capturing events while in Sleep mode is not supported as the clock to the RTI is not active.

When the device is put into low power mode, the peripheral which is generating the external clock NTU is no longer active, and the timebase control circuitry has to switch to an internal clocking scheme when it detects a missing clock on NTU. The timebase interrupt will wake up the device and the application software has to adapt the periodic interrupt generation to the internal clock source.

DMA transfers will be disabled, and DMA requests will not be generated after device wakeup since the DMA controller will be powered down.

---

**NOTE: RTICLK in Doze Mode**

In the special case of Doze Mode with PLL off, RTICLK might have a different period than with PLL enabled since RTICLK will be derived from the oscillator output. It has to be ensured that the VCLK to RTICLK ratio is at least 3:1.

---

### 13.2.7 Halting Debug Mode Behaviour

Once the system enters halting debug mode, the behavior of the RTI depends on the COS (continue on suspend) bit. If the bit is cleared and halting debug mode is active, all counters will stop operation. If the bit is set to one, all counters will be clocked normally and the RTI will work like in normal mode. However, if the external timebase (NTU) is used and the system is in halting debug mode, the timebase control circuit will switch to internal timebase once it detects the missing NTU signal of the suspended communication controller. This will be signaled with an TBINT interrupt so that software can resynchronize after the device exits halting debug mode.

### 13.3 Control Registers

**Table 13-1** provides a summary of the registers. The registers support 8-bit, 16-bit, and 32-bit writes. The offset is relative to the associated peripheral select. See the following sections for detailed descriptions of the registers. The base address for the control registers is FFFF FC00h. The address locations not listed are reserved.

**Table 13-1. RTI Registers**

Offset	Acronym	Register Description	Section
00	RTIGCTRL	RTI Global Control Register	<a href="#">Section 13.3.1</a>
04h	RTITBCTRL	RTI Timebase Control Register	<a href="#">Section 13.3.2</a>
08h	RTICAPCTRL	RTI Capture Control Register	<a href="#">Section 13.3.3</a>
0Ch	RTICOMPCTRL	RTI Compare Control Register	<a href="#">Section 13.3.4</a>
10h	RTIFRC0	RTI Free Running Counter 0 Register	<a href="#">Section 13.3.5</a>
14h	RTIUC0	RTI Up Counter 0 Register	<a href="#">Section 13.3.6</a>
18h	RTICPUC0	RTI Compare Up Counter 0 Register	<a href="#">Section 13.3.7</a>
20h	RTICAFC0	RTI Capture Free Running Counter 0 Register	<a href="#">Section 13.3.8</a>
24h	RTICAUC0	RTI Capture Up Counter 0 Register	<a href="#">Section 13.3.9</a>
30h	RTIFRC1	RTI Free Running Counter 1 Register	<a href="#">Section 13.3.10</a>
34h	RTIUC1	RTI Up Counter 1 Register	<a href="#">Section 13.3.11</a>
38h	RTICPUC1	RTI Compare Up Counter 1 Register	<a href="#">Section 13.3.12</a>
40h	RTICAFC1	RTI Capture Free Running Counter 1 Register	<a href="#">Section 13.3.13</a>
44h	RTICAUC1	RTI Capture Up Counter 1 Register	<a href="#">Section 13.3.14</a>
50h	RTICOMP0	RTI Compare 0 Register	<a href="#">Section 13.3.15</a>
54h	RTIUDCP0	RTI Update Compare 0 Register	<a href="#">Section 13.3.16</a>
58h	RTICOMP1	RTI Compare 1 Register	<a href="#">Section 13.3.17</a>
5Ch	RTIUDCP1	RTI Update Compare 1 Register	<a href="#">Section 13.3.18</a>
60h	RTICOMP2	RTI Compare 2 Register	<a href="#">Section 13.3.19</a>
64h	RTIUDCP2	RTI Update Compare 2 Register	<a href="#">Section 13.3.20</a>
68h	RTICOMP3	RTI Compare 3 Register	<a href="#">Section 13.3.21</a>
6Ch	RTIUDCP3	RTI Update Compare 3 Register	<a href="#">Section 13.3.22</a>
70h	RTITBLCOMP	RTI Timebase Low Compare Register	<a href="#">Section 13.3.23</a>
74h	RTITBHCOMP	RTI Timebase High Compare Register	<a href="#">Section 13.3.24</a>
80h	RTISETINTENA	RTI Set Interrupt Enable Register	<a href="#">Section 13.3.25</a>
84h	RTICLEARINTENA	RTI Clear Interrupt Enable Register	<a href="#">Section 13.3.26</a>
88h	RTIINTFLAG	RTI Interrupt Flag Register	<a href="#">Section 13.3.27</a>
90h	RTIDWDCTRL	Digital Watchdog Control Register	<a href="#">Section 13.3.28</a>
94h	RTIDWDPRLD	Digital Watchdog Preload Register	<a href="#">Section 13.3.29</a>
98h	RTIWDSTATUS	Watchdog Status Register	<a href="#">Section 13.3.30</a>
9Ch	RTIWDKEY	RTI Watchdog Key Register	<a href="#">Section 13.3.31</a>
A0h	RTIDWDCNTR	RTI Digital Watchdog Down Counter Register	<a href="#">Section 13.3.32</a>
A4h	RTIWWDRXNCTRL	Digital Windowed Watchdog Reaction Control Register	<a href="#">Section 13.3.33</a>
A8h	RTIWWDSIZECTRL	Digital Windowed Watchdog Window Size Control Register	<a href="#">Section 13.3.34</a>
ACh	RTIINTCLENABLE	Reserved. Do NOT use.	
B0h	RTICOMP0CLR	Reserved. Do NOT use.	
B4h	RTICOMP1CLR	Reserved. Do NOT use.	
B8h	RTICOMP2CLR	Reserved. Do NOT use.	
BCh	RTICOMP3CLR	Reserved. Do NOT use.	

---

**NOTE:** Writes to Reserved registers may clear the pending RTI interrupt.

---

### 13.3.1 RTI Global Control Register (RTIGCTRL)

The global control register starts/stops the counters and selects the signal compared with the timebase control circuit. This register is shown in [Figure 13-12](#) and described in [Table 13-2](#).

**Figure 13-12. RTI Global Control Register (RTIGCTRL) [offset = 00]**

31	Reserved		20	19	16
	R-0		NTUSEL		R/WP-0
15	14		2	1	0
COS	Reserved		CNT1EN	CNT0EN	
R/WP-0	R-0		R/WP-0	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-2. RTI Global Control Register (RTIGCTRL) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Reads return 0. Writes have no effect.
19-16	NTUSEL	0h 5h Ah Fh All other values	Select NTU signal. These bits determine which NTU input signal is used as external timebase NTU0 NTU1 NTU2 NTU3 Tied to 0
15	COS	0 1	Continue on suspend. This bit determines if both counters are stopped when the device goes into halting debug mode or if they continue counting. Counters are stopped while in halting debug mode. Counters are running while in halting debug mode.
14-2	Reserved	0	Reads return 0. Writes have no effect.
1	CNT1EN	0 1	Counter 1 enable. This bit starts and stops counter block 1 (RTIUC1 and RTIFRC1). Counter block 1 is stopped. Counter block 1 is running.
0	CNT0EN	0 1	Counter 0 enable. This bit starts and stops counter block 0 (RTIUC0 and RTIFRC0). Counter block 0 is stopped. Counter block 0 is running.

---


**NOTE:** If the application uses the timebase circuit for synchronization between the communications controller and the operating system and the device enters halting debug mode, the synchronization may be lost depending on the COS setting in the RTI module and the halting debug mode behavior of the communications controller.

---

### 13.3.2 RTI Timebase Control Register (RTITBCTRL)

The timebase control register selects if the free running counter 0 is incremented by RTICLK or NTU. This register is shown in [Figure 13-13](#) and described in [Table 13-3](#).

**Figure 13-13. RTI Timebase Control Register (RTITBCTRL) [offset = 04h]**



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-3. RTI Timebase Control Register (RTITBCTRL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reads return 0. Writes have no effect.
1	INC	0	Increment free running counter 0. This bit determines whether the free running counter 0 (RTIFRC0) is automatically incremented if a failing clock on the NTU signal is detected. RTIFRC0 will not be incremented on a failing external clock.
		1	RTIFRC0 will be incremented on a failing external clock.
0	TBEXT		Timebase external. This bit selects whether the free running counter 0 (RTIFRC0) is clocked by the internal up counter 0 (RTIUC0) or from the external signal NTU. Setting the TBEXT bit from 0 to 1 will not increment RTIFRC0, since RTIUC0 is reset. When the timebase supervisor circuit detects a missing clock edge, then the TBEXT bit is reset. Only the software can select whether the external signal should be used.
		0	RTIUC0 clocks RTIFRC0.
		1	NTU clocks RTIFRC0.

### 13.3.3 RTI Capture Control Register (RTICAPCTRL)

The capture control register controls the capture source for the counters. This register is shown in Figure 13-14 and described in Table 13-4.

**Figure 13-14. RTI Capture Control Register (RTICAPCTRL) [offset = 08h]**

31	Reserved			8
R-0				
7	Reserved	2	1	0
	R-0	CAPCNTR1	CAPCNTR0	R/WP-0 R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-4. RTI Capture Control Register (RTICAPCTRL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reads return 0. Writes have no effect.
1	CAPCNTR1	0	Capture counter 1. This bit determines which external interrupt source triggers a capture event of RTIUC1 and RTIFRC1.
		1	Capture of RTIUC1/ RTIFRC1 is triggered by capture event source 0.
		1	Capture of RTIUC1/ RTIFRC1 is triggered by capture event source 1.
0	CAPCNTR0	0	Capture counter 0. This bit determines which external interrupt source triggers a capture event of RTIUC0 and RTIFRC0.
		0	Capture of RTIUC0/ RTIFRC0 is triggered by capture event source 0.
		1	Capture of RTIUC0/ RTIFRC0 is triggered by capture event source 1.

### 13.3.4 RTI Compare Control Register (RTICOMPCTRL)

The compare control register controls the source for the compare registers. This register is shown in Figure 13-15 and described in Table 13-5.

**Figure 13-15. RTI Compare Control Register (RTICOMPCTRL) [offset = 0Ch]**

31	Reserved						16
R-0							
15	Reserved	13	12	11	9	8	
			COMPSEL3		Reserved		COMPSEL2
	R-0		R/WP-0		R-0		R/WP-0
7	Reserved	5	4	3	1	0	
	R-0		R/WP-0		R-0		R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-5. RTI Compare Control Register (RTICOMPCTRL) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reads return 0. Writes have no effect.
12	COMPSEL3	0	Compare select 3. This bit determines the counter with which the compare value held in compare register 3 (RTICOMP3) is compared. 1 Value will be compared with RTIFRC0. Value will be compared with RTIFRC1.
11-9	Reserved	0	Reads return 0. Writes have no effect.
8	COMPSEL2	0	Compare select 2. This bit determines the counter with which the compare value held in compare register 2 (RTICOMP2) is compared. 1 Value will be compared with RTIFRC0. Value will be compared with RTIFRC1.
7-5	Reserved	0	Reads return 0. Writes have no effect.
4	COMPSEL1	0	Compare select 1. This bit determines the counter with which the compare value held in compare register 1 (RTICOMP1) is compared. 1 Value will be compared with RTIFRC0. Value will be compared with RTIFRC1.
3-1	Reserved	0	Reads return 0. Writes have no effect.
0	COMPSEL0	0	Compare select 0. This bit determines the counter with which the compare value held in compare register 0 (RTICOMP0) is compared. 1 Value will be compared with RTIFRC0. Value will be compared with RTIFRC1.

### 13.3.5 RTI Free Running Counter 0 Register (RTIFRC0)

The free running counter 0 register holds the current value of free running counter 0. This register is shown in [Figure 13-16](#) and described in [Table 13-6](#).

**Figure 13-16. RTI Free Running Counter 0 Register (RTIFRC0) [offset = 10h]**

31	FRC0	16
	R/WP-0	
15	FRC0	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-6. RTI Free Running Counter 0 Register (RTIFRC0) Field Descriptions**

Bit	Field	Value	Description
31-0	FRC0	0xFFFF FFFFh	<p>Free running counter 0. This register holds the current value of the free running counter 0. A read of this counter returns the current value of the counter.</p> <p>The counter can be preset by writing (in privileged mode only) to this register. The counter increments then from this written value upwards.</p> <p><b>Note:</b> If counters must be preset, they must be disabled in the RTIGCTRL register to ensure consistency between RTIUC0 and RTIFRC0.</p>

### 13.3.6 RTI Up Counter 0 Register (RTIUC0)

The up counter 0 register holds the current value of prescale counter. This register is shown in [Figure 13-17](#) and described in [Table 13-7](#).

**Figure 13-17. RTI Up Counter 0 Register (RTIUC0) [offset = 14h]**

31	UC0	16
	R/WP-0	
15	UC0	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-7. RTI Up Counter 0 Register (RTIUC0) Field Descriptions**

Bit	Field	Value	Description
31-0	UC0	0xFFFF FFFFh	<p>Up counter 0. This register holds the current value of the up counter 0 and prescales the RTI clock. It will be only updated by a previous read of free running counter 0 (RTIFRC0). This method of updating effectively gives a 64-bit read of both counters, without having the problem of a counter being updated between two consecutive reads on up counter 0 (RTIUC0) and free running counter 0 (RTIFRC0).</p> <p>A read of this counter returns the value of the counter at the time RTIFRC0 was read.</p> <p>A write to this counter presets it with a value. The counter then increments from this written value upwards.</p> <p><b>Note:</b> If counters must be preset, they must be disabled in the RTIGCTRL register to ensure consistency between RTIUC0 and RTIFRC0.</p> <p><b>Note:</b> If the preset value is bigger than the compare value stored in register RTICPUC0, then it can take a long time until a compare matches, since RTIUC0 has to count up until it overflows.</p>

### 13.3.7 RTI Compare Up Counter 0 Register (RTICPUC0)

The compare up counter 0 register holds the value to be compared with prescale counter 0 (RTIUC0). This register is shown in [Figure 13-18](#) and described in [Table 13-8](#).

**Figure 13-18. RTI Compare Up Counter 0 Register (RTICPUC0) [offset = 18h]**

31		16
	CPUC0	
	R/W-0	
15		0
	CPUC0	
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-8. RTI Compare Up Counter 0 Register (RTICPUC0) Field Descriptions**

Bit	Field	Value	Description
31-0	CPUC0	0xFFFF FFFFh	<p>Compare up counter 0. This register holds the value that is compared with the up counter 0. When the compare shows a match, the free running counter 0 (RTIFRC0) is incremented. RTIUC0 is set to 0 when the counter value matches the RTICPUC0 value. The value set in this register prescales the RTI clock.</p> <p>If CPUC0 = 0, then  <math>f_{FRC0} = RTICLK/2^{32}</math></p> <p>If CPUC0 ≠ 0, then  <math>f_{FRC0} = RTICLK/(RTICPUC0+1)</math></p> <p>A read of this register returns the current compare value.</p> <p>A write to this register:</p> <ul style="list-style-type: none"> <li>• If TBEXT = 0, the compare value is updated.</li> <li>• If TBEXT = 1, the compare value is unchanged.</li> </ul>

### 13.3.8 RTI Capture Free Running Counter 0 Register (RTICAFRC0)

The capture free running counter 0 register holds the free running counter 0 on external events. This register is shown in [Figure 13-19](#) and described in [Table 13-9](#).

**Figure 13-19. RTI Capture Free Running Counter 0 Register (RTICAFRC0) [offset = 20h]**

31		16
	CAFRC0	
	R-0	
15		0
	CAFRC0	
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-9. RTI Capture Free Running Counter 0 Register (RTICAFRC0) Field Descriptions**

Bit	Field	Value	Description
31-0	CAFRC0	0xFFFF FFFFh	<p>Capture free running counter 0. This register captures the current value of the free running counter 0 (RTIFRC0) when an event occurs, controlled by the external capture control block.</p> <p>A read of this register returns the value of RTIFRC0 on a capture event.</p>

### 13.3.9 RTI Capture Up Counter 0 Register (RTICAUC0)

The capture up counter 0 register holds the current value of prescale counter 0 on external events. This register is shown in [Figure 13-20](#) and described in [Table 13-10](#).

**Figure 13-20. RTI Capture Up Counter 0 Register (RTICAUC0) [offset = 24]**

31	CAUC0	16
	R-0	
15	CAUC0	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-10. RTI Capture Up Counter 0 Register (RTICAUC0) Field Descriptions**

Bit	Field	Value	Description
31-0	CAUC0	0xFFFF FFFFh	<p>Capture up counter 0. This register captures the current value of the up counter 0 (RTIUC0) when an event occurs, controlled by the external capture control block.</p> <p>Note: The read sequence must be the same as with RTIUC0 and RTIFRC0. Therefore, the RTICAFRC0 register must be read before the RTICAUC0 register is read. This sequence ensures that the value of the RTICAUC0 register is the corresponding value to the RTICAFRC0 register, even if another capture event happens in between the two reads.</p> <p>A read of this register returns the value of RTIUC0 on a capture event.</p>

### 13.3.10 RTI Free Running Counter 1 Register (RTIFRC1)

The free running counter 1 register holds the current value of the free running counter 1. This register is shown in [Figure 13-21](#) and described in [Table 13-11](#).

**Figure 13-21. RTI Free Running Counter 1 Register (RTIFRC1) [offset = 30h]**

31	FRC1	16
	R/WP-0	
15	FRC1	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-11. RTI Free Running Counter 1 Register (RTIFRC1) Field Descriptions**

Bit	Field	Value	Description
31-0	FRC1	0xFFFF FFFFh	<p>Free running counter 1. This register holds the current value of the free running counter 1 and will be updated continuously.</p> <p>A read of this register returns the current value of the counter.</p> <p>A write to this register presets the counter. The counter increments then from this written value upwards.</p> <p><b>Note:</b> If counters must be preset, they must be disabled in the RTIGCTRL register to ensure consistency between RTIUC1 and RTIFRC1.</p>

### 13.3.11 RTI Up Counter 1 Register (RTIUC1)

The up counter 1 register holds the current value of the prescale counter 1. This register is shown in Figure 13-22 and described in Table 13-12.

**Figure 13-22. RTI Up Counter 1 Register (RTIUC1) [offset = 34h]**

31		16
	UC1	
	R/WP-0	
15		0
	UC1	
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-12. RTI Up Counter 1 Register (RTIUC1) Field Descriptions**

Bit	Field	Value	Description
31-0	UC1	0xFFFF FFFFh	<p>Up counter 1. This register holds the current value of the up counter 1 and prescales the RTI clock. It will be only updated by a previous read of free running counter 1 (RTIFRC1). This method of updating effectively gives a 64-bit read of both counters, without having the problem of a counter being updated between two consecutive reads on RTIUC1 and RTIFRC1.</p> <p>A read of this register will return the value of the counter when the RTIFRC1 was read.</p> <p>A write to this register presets the counter. The counter then increments from this written value upwards.</p> <p><b>Note:</b> If counters must be preset, they must be disabled in the RTIGCTRL register to ensure consistency between RTIUC1 and RTIFRC1.</p> <p><b>Note:</b> If the preset value is bigger than the compare value stored in register RTICPUC1, then it can take a long time until a compare matches, since RTIUC1 has to count up until it overflows.</p>

### 13.3.12 RTI Compare Up Counter 1 Register (RTICPUC1)

The compare up counter 1 register holds the value compared with prescale counter 1. This register is shown in Figure 13-23 and described in Table 13-13.

**Figure 13-23. RTI Compare Up Counter 1 Register (RTICPUC1) [offset = 38h]**

31		16
	CPUC1	
	R/WP-0	
15		0
	CPUC1	
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-13. RTI Compare Up Counter 1 Register (RTICPUC1) Field Descriptions**

Bit	Field	Value	Description
31-0	CPUC1	0xFFFF FFFFh	<p>Compare up counter 1. This register holds the compare value, which is compared with the up counter 1. When the compare matches, the free running counter 1 (RTIFRC1) is incremented. The up counter is cleared to zero when the counter value matches the CPUC1 value. The value set in this prescales the RTI clock according to the following formula:</p> <p>If <math>CPUC1 = 0</math>, then  <math>f_{FRC1} = RTICLK/2^{32}</math></p> <p>If <math>CPUC1 \neq 0</math>, then  <math>f_{FRC1} = RTICLK/(RTICPUC1+1)</math></p> <p>A read of this register returns the current compare value.</p> <p>A write to this register updates the compare value.</p>

### 13.3.13 RTI Capture Free Running Counter 1 Register (RTICAFRC1)

The capture free running counter 1 register holds the current value of free running counter 1 on external events. This register is shown in [Figure 13-24](#) and described in [Table 13-14](#).

**Figure 13-24. RTI Capture Free Running Counter 1 Register (RTICAFRC1) [offset = 40h]**

31	CAFRC1	16
	R-0	
15	CAFRC1	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-14. RTI Capture Free Running Counter 1 Register (RTICAFRC1) Field Descriptions**

Bit	Field	Value	Description
31-0	CAFRC1	0xFFFF FFFFh	Capture free running counter 1. This register captures the current value of the free running counter 1 (RTIFRC1) when an event occurs, controlled by the external capture control block. A read of this register returns the value of RTIFRC1 on a capture event.

### 13.3.14 RTI Capture Up Counter 1 Register (RTICAUC1)

The capture up counter 1 register holds the current value of prescale counter 1 on external events. This register is shown in [Figure 13-25](#) and described in [Table 13-15](#).

**Figure 13-25. RTI Capture Up Counter 1 Register (RTICAUC1) [offset = 44h]**

31	CAUC1	16
	R-0	
15	CAUC1	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-15. RTI Capture Up Counter 1 Register (RTICAUC1) Field Descriptions**

Bit	Field	Value	Description
31-0	CAUC1	0xFFFF FFFFh	Capture up counter 1. This register captures the current value of the up counter 1 (RTIUC1) when an event occurs, controlled by the external capture control block.  <b>Note:</b> The RTICAFRC1 register must be read before the RTICAUC1 register is read. This sequence ensures that the value of the RTICAUC1 register is the corresponding value to the RTICAFRC1 register, even if another capture event happens in between the two reads.  A read of this register returns the value of RTIUC1 on a capture event.

### 13.3.15 RTI Compare 0 Register (RTICOMP0)

The compare 0 register holds the value to be compared with the counters. This register is shown in [Figure 13-26](#) and described in [Table 13-16](#).

**Figure 13-26. RTI Compare 0 Register (RTICOMP0) [offset = 50h]**

31		16
	COMP0	
	R/WP-0	
15		0
	COMP0	
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-16. RTI Compare 0 Register (RTICOMP0) Field Descriptions**

Bit	Field	Value	Description
31-0	COMP0	0xFFFF FFFFh	<p>Compare 0. This register holds a value that is compared with the counter selected in the compare control logic. If RTIFRC0 or RTIFRC1, depending on the counter selected, matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request.</p> <p>A read of this register will return the current compare value.</p> <p>A write to this register (in privileged mode only) will update the compare register with a new compare value.</p>

### 13.3.16 RTI Update Compare 0 Register (RTIUDCP0)

The update compare 0 register holds the value to be added to the compare register 0 value on a compare match. This register is shown in [Figure 13-27](#) and described in [Table 13-17](#).

**Figure 13-27. RTI Update Compare 0 Register (RTIUDCP0) [offset = 54h]**

31		16
	UDCP0	
	R/WP-0	
15		0
	UDCP0	
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-17. RTI Update Compare 0 Register (RTIUDCP0) Field Descriptions**

Bit	Field	Value	Description
31-0	UDCP0	0xFFFF FFFFh	<p>Update compare 0. This register holds a value that is added to the value in the compare 0 (RTICOMP0) register each time a compare matches. This function allows periodic interrupts to be generated without software intervention.</p> <p>A read of this register will return the value to be added to the RTICOMP0 register on the next compare match.</p> <p>A write to this register will provide a new update value.</p>

### 13.3.17 RTI Compare 1 Register (RTICOMP1)

The compare 1 register holds the value to be compared to the counters. This register is shown in [Figure 13-28](#) and described in [Table 13-18](#).

**Figure 13-28. RTI Compare 1 Register (RTICOMP1) [offset = 58h]**

31		16
	COMP1	
	R/WP-0	
15		0
	COMP1	
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-18. RTI Compare 1 Register (RTICOMP1) Field Descriptions**

Bit	Field	Value	Description
31-0	COMP1	0xFFFF FFFFh	<p>Compare 1. This register holds a value that is compared with the counter selected in the compare control logic. If RTIFRC0 or RTIFRC1, depending on the counter selected, matches this compare value, an interrupt is flagged. With this register, it is possible to initiate a DMA request.</p> <p>A read of this register will return the current compare value.</p> <p>A write to this register will update the compare register with a new compare value.</p>

### 13.3.18 RTI Update Compare 1 Register (RTIUDCP1)

The update compare 1 register holds the value to be added to the compare register 1 value on a compare match. This register is shown in [Figure 13-29](#) and described in [Table 13-19](#).

**Figure 13-29. RTI Update Compare 1 Register (RTIUDCP1) [offset = 5Ch]**

31		16
	UDCP1	
	R/WP-0	
15		0
	UDCP1	
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-19. RTI Update Compare 1 Register (RTIUDCP1) Field Descriptions**

Bit	Field	Value	Description
31-0	UDCP1	0xFFFF FFFFh	<p>Update compare 1. This register holds a value that is added to the value in the RTICOMP1 register each time a compare matches. This process allows periodic interrupts to be generated without software intervention.</p> <p>A read of this register will return the value to be added to the RTICOMP1 register on the next compare match..</p> <p>A write to this register will provide a new update value</p>

### 13.3.19 RTI Compare 2 Register (RTICOMP2)

The compare 2 register holds the value to be compared to the counters. This register is shown in [Figure 13-30](#) and described in [Table 13-20](#).

**Figure 13-30. RTI Compare 2 Register (RTICOMP2) [offset = 60h]**

31		COMP2	16
		R/WP-0	
15		COMP2	0
		R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-20. RTI Compare 2 Register (RTICOMP2) Field Descriptions**

Bit	Field	Value	Description
31-0	COMP2	0xFFFF FFFFh	<p>Compare 2. This register holds a value that is compared with the counter selected in the compare control logic. If RTIFRC0 or RTIFRC1, depending on the counter selected, matches this compare value, an interrupt is flagged. With this register, it is possible to initiate a DMA request.</p> <p>A read of this register will return the current compare value.</p> <p>A write to this register (in privileged mode only) will provide a new compare value.</p>

### 13.3.20 RTI Update Compare 2 Register (RTIUDCP2)

The update compare 2 register holds the value to be added to the compare register 2 value on a compare match. This register is shown in [Figure 13-31](#) and described in [Table 13-21](#).

**Figure 13-31. RTI Update Compare 2 Register (RTIUDCP2) [offset = 64h]**

31		UDCP2	16
		R/WP-0	
15		UDCP2	0
		R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-21. RTI Update Compare 2 Register (RTIUDCP2) Field Descriptions**

Bit	Field	Value	Description
31-0	UDCP2	0xFFFF FFFFh	<p>Update compare 2. This register holds a value that is added to the value in the RTICOMP2 register each time a compare matches. This process makes it possible to generate periodic interrupts without software intervention.</p> <p>A read of this register will return the value to be added to the RTICOMP2 register on the next compare match.</p> <p>A write to this register will provide a new update value.</p>

### 13.3.21 RTI Compare 3 Register (RTICOMP3)

The compare 3 register holds the value to be compared to the counters. This register is shown in [Figure 13-32](#) and described in [Table 13-22](#).

**Figure 13-32. RTI Compare 3 Register (RTICOMP3) [offset = 68h]**

31	COMP3	16
	R/WP-0	
15	COMP3	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-22. RTI Compare 3 Register (RTICOMP3) Field Descriptions**

Bit	Field	Value	Description
31-0	COMP3	0xFFFF FFFFh	<p>Compare 3. This register holds a value that is compared with the counter selected in the compare control logic. If RTIFRC0 or RTIFRC1, depending on the counter selected, matches this compare value, an interrupt is flagged. With this register, it is possible to initiate a DMA request.</p> <p>A read of this register will return the current compare value.</p> <p>A write to this register will provide a new compare value.</p>

### 13.3.22 RTI Update Compare 3 Register (RTIUDCP3)

The update compare 3 register holds the value to be added to the compare register 3 value on a compare match. This register is shown in [Figure 13-33](#) and described in [Table 13-23](#).

**Figure 13-33. RTI Update Compare 3 Register (RTIUDCP3) [offset = 6Ch]**

31	UDCP3	16
	R/WP-0	
15	UDCP3	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-23. RTI Update Compare 3 Register (RTIUDCP3) Field Descriptions**

Bit	Field	Value	Description
31-0	UDCP3	0xFFFF FFFFh	<p>Update compare 3. This register holds a value that is added to the value in the RTICOMP3 register each time a compare matches. This process makes it possible to generate periodic interrupts without software intervention.</p> <p>A read of this register will return the value to be added to the RTICOMP3 register on the next compare match.</p> <p>A write to this register will provide a new update value.</p>

### 13.3.23 RTI Timebase Low Compare Register (RTITBLCOMP)

The timebase low compare register holds the value to activate the edge detection circuit. This register is shown in [Figure 13-34](#) and described in [Table 13-24](#).

**Figure 13-34. RTI Timebase Low Compare Register (RTITBLCOMP) [offset = 70h]**

31	TBLCOMP	16
	R/WP-0	
15	TBLCOMP	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-24. RTI Timebase Low Compare Register (RTITBLCOMP) Field Descriptions**

Bit	Field	Value	Description
31-0	TBLCOMP	0xFFFF FFFFh	<p>Timebase low compare value. This value determines when the edge detection circuit starts monitoring the NTU signal. It will be compared with RTIUC0.</p> <p>A read of this register will return the current compare value.</p> <p>A write to this register has the following effects:</p> <ul style="list-style-type: none"> <li>If TBEXT = 0: The compare value is updated.</li> <li>If TBEXT = 1: The compare value is not changed.</li> </ul>

### 13.3.24 RTI Timebase High Compare Register (RTITBHCMP)

The timebase high compare register holds the value to deactivate the edge detection circuit. This register is shown in [Figure 13-35](#) and described in [Table 13-25](#).

**Figure 13-35. RTI Timebase High Compare Register (RTITBHCMP) [offset = 74h]**

31	TBHCOMP	16
	R/WP-0	
15	TBHCOMP	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-25. RTI Timebase High Compare Register (RTITBHCMP) Field Descriptions**

Bit	Field	Value	Description
31-0	TBHCOMP	0xFFFF FFFFh	<p>Timebase high compare value. This value determines when the edge detection circuit will stop monitoring the NTU signal. It will be compared with RTIUC0.</p> <p>RTITBHCMP must be less than RTICPUC0 because RTIUC0 will be reset when RTICPUC0 is reached.</p> <p>Example: The NTU edge detection circuit should be active <math>\pm 10</math> RTICLK cycles around RTICPUC0.</p> <ul style="list-style-type: none"> <li>• RTICPUC0 = 0050h</li> <li>• RTITBLCOMP = 0046h</li> <li>• RTITBHCMP = 0009h</li> </ul> <p>A read of this register will return the current compare value.</p> <p>A write to this register has the following effects:</p> <ul style="list-style-type: none"> <li>If TBEXT = 0: The compare value is updated.</li> <li>If TBEXT = 1: The compare value is not changed.</li> </ul>

### 13.3.25 RTI Set Interrupt Enable Register (RTISETINTENA)

This register prevents the necessity of a read-modify-write operation if a particular interrupt should be enabled. This register is shown in [Figure 13-36](#) and described in [Table 13-26](#).

**Figure 13-36. RTI Set Interrupt Control Register (RTISETINTENA) [offset = 80h]**

31	Reserved					24
	R-0					
23		19	18	17	16	
	Reserved		SETOVL1INT	SETOVLOINT	SETTBINT	
	R-0		R/WP-0	R/WP-0	R/WP-0	
15		12	11	10	9	8
	Reserved		SETDMA3	SETDMA2	SETDMA1	SETDMA0
	R-0		R/WP-0	R/WP-0	R/WP-0	R/WP-0
7		4	3	2	1	0
	Reserved		SETINT3	SETINT2	SETINT1	SETINT0
	R-0		R/WP-0	R/WP-0	R/WP-0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-26. RTI Set Interrupt Control Register (RTISETINTENA) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads return 0. Writes have no effect.
18	SETOVL1INT	0	Set free running counter 1 overflow interrupt. <i>Read:</i> Interrupt is disabled. <i>Write:</i> Corresponding bit is unchanged.
		1	<i>Read or Write:</i> Interrupt is enabled.
17	SETOVLOINT	0	Set free running counter 0 overflow interrupt. <i>Read:</i> Interrupt is disabled. <i>Write:</i> Corresponding bit is unchanged.
		1	<i>Read or Write:</i> Interrupt is enabled.
16	SETTBINT	0	Set timebase interrupt. <i>Read:</i> Interrupt is disabled. <i>Write:</i> Corresponding bit is unchanged.
		1	<i>Read or Write:</i> Interrupt is enabled.
15-12	Reserved	0	Reads return 0. Writes have no effect.
11	SETDMA3	0	Set compare DMA request 3. <i>Read:</i> DMA request is disabled. <i>Write:</i> DMA request is unchanged.
		1	<i>Read or Write:</i> DMA request is enabled.
10	SETDMA2	0	Set compare DMA request 2. <i>Read:</i> DMA request is disabled. <i>Write:</i> DMA request is unchanged.
		1	<i>Read or Write:</i> DMA request is enabled.
9	SETDMA1	0	Set compare DMA request 1. <i>Read:</i> DMA request is disabled. <i>Write:</i> DMA request is unchanged.
		1	<i>Read or Write:</i> DMA request is enabled.

**Table 13-26. RTI Set Interrupt Control Register (RTISETINTENA) Field Descriptions (continued)**

Bit	Field	Value	Description
8	SETDMA0	0	Set compare DMA request 0. <i>Read</i> : DMA request is disabled. <i>Write</i> : DMA request is unchanged.
		1	<i>Read or Write</i> : DMA request is enabled.
7-4	Reserved	0	Reads return 0. Writes have no effect.
3	SETINT3	0	Set compare interrupt 3. <i>Read</i> : Interrupt is disabled. <i>Write</i> : Corresponding bit is unchanged.
		1	<i>Read or Write</i> : Interrupt is enabled.
		0	Set compare interrupt 2. <i>Read</i> : Interrupt is disabled. <i>Write</i> : Corresponding bit is unchanged.
2	SETINT2	1	<i>Read or Write</i> : Interrupt is enabled.
		0	Set compare interrupt 1. <i>Read</i> : Interrupt is disabled. <i>Write</i> : Corresponding bit is unchanged.
		1	<i>Read or Write</i> : Interrupt is enabled.
1	SETINT1	0	Set compare interrupt 0. <i>Read</i> : Interrupt is disabled. <i>Write</i> : Corresponding bit is unchanged.
		1	<i>Read or Write</i> : Interrupt is enabled.
		0	Set compare interrupt 0. <i>Read</i> : Interrupt is disabled. <i>Write</i> : Corresponding bit is unchanged.
0	SETINT0	1	<i>Read or Write</i> : Interrupt is enabled.

### 13.3.26 RTI Clear Interrupt Enable Register (RTICLEARINTENA)

This register prevents the necessity of a read-modify-write operation if a particular interrupt should be disabled. This register is shown in [Figure 13-37](#) and described in [Table 13-27](#).

**Figure 13-37. RTI Clear Interrupt Control Register (RTICLEARINTENA) [offset = 84h]**

31	Reserved							24
R-0								
23	Reserved			CLEAROVL1INT	CLEAROVL0INT	CLEARTBINT		
R-0                                    R/WP-0                            R/WP-0                            R/WP-0								
15	Reserved			CLEARDMA3	CLEARDMA2	CLEARDMA1	CLEARDMA0	8
R-0                                    R/WP-0                            R/WP-0                            R/WP-0                            R/WP-0								
7	Reserved			CLEARINT3	CLEARINT2	CLEARINT1	CLEARINT0	0
R-0                                    R/WP-0                            R/WP-0                            R/WP-0                            R/WP-0								

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-27. RTI Clear Interrupt Control Register (RTICLEARINTENA) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads return 0. Writes have no effect.
18	CLEAROVL1INT	0	Clear free running counter 1 overflow interrupt. <i>Read:</i> Interrupt is disabled. <i>Write:</i> Corresponding bit is unchanged.
		1	<i>Read:</i> Interrupt is enabled. <i>Write:</i> Interrupt is disabled.
		0	Clear free running counter 0 overflow interrupt. <i>Read:</i> Interrupt is disabled. <i>Write:</i> Corresponding bit is unchanged.
17	CLEAROVL0INT	0	<i>Read:</i> Interrupt is enabled. <i>Write:</i> Interrupt is disabled.
		1	Clear timebase interrupt. <i>Read:</i> Interrupt is disabled. <i>Write:</i> Corresponding bit is unchanged.
		0	<i>Read:</i> DMA request is disabled. <i>Write:</i> Corresponding bit is unchanged.
16	CLEARTBINT	1	<i>Read:</i> DMA request is enabled. <i>Write:</i> DMA request is disabled.
		0	Reads return 0. Writes have no effect.
		1	Clear compare DMA request 3. <i>Read:</i> DMA request is disabled. <i>Write:</i> Corresponding bit is unchanged.
11	CLEARDMA3	0	<i>Read:</i> DMA request is enabled. <i>Write:</i> DMA request is disabled.
		1	Clear compare DMA request 2. <i>Read:</i> DMA request is disabled. <i>Write:</i> Corresponding bit is unchanged.
		0	<i>Read:</i> DMA request is enabled. <i>Write:</i> DMA request is disabled.
10	CLEARDMA2	1	
		0	

**Table 13-27. RTI Clear Interrupt Control Register (RTICLEARINTENA) Field Descriptions (continued)**

Bit	Field	Value	Description
9	CLEARDMA1	0	Clear compare DMA request 1. <i>Read:</i> DMA request is disabled. <i>Write:</i> Corresponding bit is unchanged.
		1	<i>Read:</i> DMA request is enabled. <i>Write:</i> DMA request is disabled.
8	CLEARDMA1	0	Clear compare DMA request 0. <i>Read:</i> DMA request is disabled. <i>Write:</i> Corresponding bit is unchanged.
		1	<i>Read:</i> DMA request is enabled. <i>Write:</i> DMA request is disabled.
7-4	Reserved	0	Reads return 0. Writes have no effect.
3	CLEARINT3	0	Clear compare interrupt 3. <i>Read:</i> Interrupt is disabled. <i>Write:</i> Corresponding bit is unchanged.
		1	<i>Read:</i> Interrupt is enabled. <i>Write:</i> Interrupt is disabled.
2	CLEARINT2	0	Clear compare interrupt 2. <i>Read:</i> Interrupt is disabled. <i>Write:</i> Corresponding bit is unchanged.
		1	<i>Read:</i> Interrupt is enabled. <i>Write:</i> Interrupt is disabled.
1	CLEARINT1	0	Clear compare interrupt 1. <i>Read:</i> Interrupt is disabled. <i>Write:</i> Corresponding bit is unchanged.
		1	<i>Read:</i> Interrupt is enabled. <i>Write:</i> Interrupt is disabled.
0	CLEARINT0	0	Clear compare interrupt 0. <i>Read:</i> Interrupt is disabled. <i>Write:</i> Corresponding bit is unchanged.
		1	<i>Read:</i> Interrupt is enabled. <i>Write:</i> Interrupt is disabled.

### 13.3.27 RTI Interrupt Flag Register (RTIINTFLAG)

The corresponding flags are set at every compare match of the RTIFRC<sub>x</sub> and RTICOMP<sub>x</sub> values, whether the interrupt is enabled or not. This register is shown in [Figure 13-38](#) and described in [Table 13-28](#).

**Figure 13-38. RTI Interrupt Flag Register (RTIINTFLAG) [offset = 88h]**

31	19	18	17	16
Reserved	OVL1INT	OVL0INT	TBINT	
R-0	R/CP-0	R/CP-0	R/CP-0	
15	4	3	2	1
Reserved	INT3	INT2	INT1	INT0
R-0	R/CP-0	R/CP-0	R/CP-0	R/CP-0

LEGEND: R/W = Read/Write; R = Read only; CP = Clear in privileged mode only; -n = value after reset

**Table 13-28. RTI Interrupt Flag Register (RTIINTFLAG) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads return 0. Writes have no effect.
18	OVL1INT	0	Free running counter 1 overflow interrupt flag. This bit determines if an interrupt is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.
17	OVL0INT	0	Free running counter 0 overflow interrupt flag. This bit determines if an interrupt is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.
16	TBINT	0	Timebase interrupt flag. This flag is set when the TBEXT bit is cleared by detection of a missing external clock edge. It will not be set by clearing TBEXT by software. It determines if an interrupt is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
15-4	Reserved	0	<i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.
3	INT3	0	Interrupt flag 3. These bits determine if an interrupt due to a Compare 3 match is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
2	INT2	0	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.
1	INT1	0	Interrupt flag 1. These bits determine if an interrupt due to a Compare 1 match is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.

**Table 13-28. RTI Interrupt Flag Register (RTIINTFLAG) Field Descriptions (continued)**

Bit	Field	Value	Description
0	INT0	0	Interrupt flag 0. These bits determine if an interrupt due to a Compare 0 match is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.

### 13.3.28 Digital Watchdog Control Register (RTIDWDCTRL)

The software has to write to the DWDCTRL field in order to enable the DWD, as described below. Once enabled, the watchdog can only be disabled by a system reset. The application cannot disable the watchdog. However should the RTICLK source be changed to a source that is unimplemented it will have the same effect as disabling the watchdog. This register is shown in [Figure 13-38](#) and described in [Table 13-28](#).

**Figure 13-39. Digital Watchdog Control Register (RTIDWDCTRL) [offset = 90h]**

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-29. Digital Watchdog Control Register (RTIDWDCTRL) Field Descriptions**

Bit	Field	Value	Description
31-0	DWDCTRL	5312 ACEDh	Digital Watchdog Control. <i>Read:</i> DWD counter is disabled. <i>Write:</i> State of DWD counter is unchanged (stays enabled or disabled).
		A985 59DAh	<i>Read:</i> DWD counter is enabled. <i>Write:</i> DWD counter is enabled.
		All other values	<i>Read:</i> DWD counter state is unchanged (enabled or disabled). <i>Write:</i> State of DWD counter is unchanged (stays enabled or disabled). <b>Note:</b> Once the enable value is written, all other future writes are blocked. In other words, once DWD is enabled, it can only be disabled by system reset or power on reset. However should the RTICLK source be changed to a source that is unimplemented it will have the same effect as disabling the watchdog.

### 13.3.29 Digital Watchdog Preload Register (RTIDWDPRLD)

This register sets the expiration time of the DWD. This register is shown in [Figure 13-38](#) and described in [Table 13-28](#).

**Figure 13-40. Digital Watchdog Preload Register (RTIDWDPRLD) [offset = 94h]**

31			16
Reserved			
15	12	11	0
Reserved		DWDPRLD	R/WP-FFFh
R-0			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset


**Table 13-30. Digital Watchdog Preload Register (RTIDWDPRLD) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return 0 and writes have no effect.
15-0	DWDPRLD	0-FFFh	<p>Digital Watchdog Preload Value.  <i>Read:</i> The current preload value  <i>Write:</i> Set the preload value. The DWD preload register can be configured only when the DWD is disabled. Therefore, the application can only configure the DWD preload register before it enables the DWD down counter.</p> <p>The expiration time of the DWD Down Counter can be determined with following equation:  <math>t_{exp} = (DWDPRLD+1) \times 2^{13} / RTICLK1</math>  where: DWDPRLD = 0...4095</p>

### 13.3.30 Watchdog Status Register (RTIWDSTATUS)

This register records the status of the DWD. The values of the following status bits will not be affected by a soft reset. These bits are cleared by a power up reset, or by a write of '1'. These bits can be used for debug purposes. This register is shown in [Figure 13-38](#) and described in [Table 13-28](#).

**Figure 13-41. Watchdog Status Register (RTIWDSTATUS) [offset = 98h]**



LEGEND: R/W = Read/Write; R = Read only; C = Clear; P = Privilege mode; -n = value after reset

**Table 13-31. Watchdog Status Register (RTIWDSTATUS) Field Descriptions**


Bit	Field	Value	Description
31-6	Reserved	0	Reads return 0. Writes have no effect.
5	DWWD ST	0	Windowed Watchdog Status <i>Read:</i> No time-window violation has occurred. <i>Write:</i> Leaves the current value unchanged.
		1	<i>Read:</i> Time-window violation has occurred. The watchdog has generated either a system reset or a non-maskable interrupt to the CPU in this case. <i>Write:</i> Bit is cleared to 0. This will also clear all other status flags in the RTIWDSTATUS register. Clearing of the status flags will deassert the non-maskable interrupt generated due to violation of the DWWD.
4	END TIME VIOL	0	Windowed Watchdog End Time Violation Status. This bit indicates whether the Watchdog counter expired. <i>Read:</i> No end-time window violation has occurred. <i>Write:</i> Leaves the current value unchanged.
		1	<i>Read:</i> End-time defined by the windowed watchdog configuration has been violated. <i>Write:</i> Bit is cleared to 0.
3	START TIME VIOL	0	Windowed Watchdog Start Time Violation Status. This bit indicates whether the key is written before the watchdog window opened up. <i>Read:</i> No start-time window violation has occurred. <i>Write:</i> Leaves the current value unchanged.
		1	<i>Read:</i> Start-time defined by the windowed watchdog configuration has been violated. <i>Write:</i> Bit is cleared to 0.
2	KEY ST	0	Watchdog key status. This bit indicates a reset or NMI generated by a wrong key or key sequence written to the RTIWDKEY register. <i>Read:</i> No wrong key or key-sequence written. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Wrong key or key-sequence written to RTIWDKEY register. <i>Write:</i> Bit is cleared to 0.
1	DWD ST	0	DWD status. This bit is equivalent to bit END TIME VIOL. <i>Read:</i> No reset or NMI was generated. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Reset or NMI was generated. <i>Write:</i> Bit is cleared to 0.
0	Reserved	0	Reads return 0. Writes have no effect.

### 13.3.31 RTI Watchdog Key Register (RTIWDKEY)

This register must be written with the correct written key values to serve the watchdog. This register is shown in [Figure 13-42](#) and described in [Table 13-32](#).

**NOTE:** It has to be taken into account that the write to the RTIWDKEY register takes 3 VCLK cycles.

**Figure 13-42. RTI Watchdog Key Register (RTIDWDKEY) [offset = 9Ch]**



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-32. RTI Watchdog Key Register (RTIDWDKEY) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return 0 and writes have no effect.
15-0	WDKEY	0xFFFFh	Watchdog key. These bits provide the key sequence location. Reads returns the current WDKEY value. A write of E51Ah followed by A35Ch in two separate write operations defines the key sequence and reloads the DWD. Writing any other value causes a reset or NMI, as shown in <a href="#">Table 13-33</a> . Writing any other value will cause the WDKEY to reset to A35Ch.

**Table 13-33. Example of a WDKEY Sequence**

Step	Value Written to WDKEY	Result
1	A35Ch	No action
2	A35Ch	No action
3	E51Ah	WDKEY is enabled for reset or NMI by next A35Ch.
4	E51Ah	WDKEY is enabled for reset or NMI by next A35Ch.
5	E51Ah	WDKEY is enabled for reset or NMI by next A35Ch.
6	A35Ch	Watchdog is reset.
7	A35Ch	No action
8	E51Ah	WDKEY is enabled for reset or NMI by next A35Ch.
9	A35Ch	Watchdog is reset.
10	E51Ah	WDKEY is enabled for reset or NMI by next A35Ch.
11	2345h	System reset or NMI; incorrect value written to WDKEY.

### 13.3.32 RTI Digital Watchdog Down Counter (RTIDWDCNTR)

This register provides the current value of the DWD down counter. This register is shown in [Figure 13-43](#) and described in [Table 13-34](#).

**Figure 13-43. RTI Watchdog Down Counter Register (RTIDWDCNTR) [offset = A0h]**

31	25	24	16
Reserved		DWDCNTR	
R-0		R-1FFh	
15		DWDCNTR	0
		R-FFFFh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-34. RTI Watchdog Down Counter Register (RTIDWDCNTR) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reads return 0 and writes have no effect.
24-0	DWDCNTR	0-1FF FFFFh	DWD down counter. Reads return the current counter value.

### 13.3.33 Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL)

This register selects the DWWD reaction if the watchdog is serviced outside the time window. This register is shown in [Figure 13-44](#) and described in [Table 13-35](#).

**Figure 13-44. Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL) [offset = A4h]**

31	16
Reserved	
R-0	
15	
4	3
Reserved	WWDRXN
R-0	R/WP-5h

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-35. Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return 0 and writes have no effect.
3-0	WWDRXN	5h Ah All other values	The DWWD reaction  The windowed watchdog will cause a reset if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all.  The windowed watchdog will generate a non-maskable interrupt to the CPU if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all.  The windowed watchdog will cause a reset if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all.  <b>Note:</b> The DWWD reaction can be selected by the application even when the DWWD counter is already enabled. If a change to the WWDRXN is made before the watchdog service window is opened, then the change in the configuration takes effect immediately. If a change to the WWDRXN is made when the watchdog service window is already open, then the change in configuration takes effect only after the watchdog is serviced.

### 13.3.34 Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL)

This register selects the DWWD window size. This register is shown in [Figure 13-45](#) and described in [Table 13-36](#).

**Figure 13-45. Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL) [offset = A8h]**

31	WWDSIZE	16
	R-0000	
15	WWDSIZE	0
	R/WP-0005h	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 13-36. Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL) Field Descriptions**

Bit	Field	Value	Description
31-0	WWDSIZE	0 0000 0005h 0000 0050h 0000 0500h 0000 5000h 0005 0000h All other values	The DWWD window size 100% (The functionality is the same as the standard time-out digital watchdog.) 50% 25% 12.5% 6.25% 3.125%

**Note:** The DWWD window size can be selected by the application even when the DWWD counter is already enabled. If a change to the WWDSIZE is made before the watchdog service window is opened, then the change in the configuration takes effect immediately. If a change to the WWDSIZE is made when the watchdog service window is already open, then the change in configuration takes effect only after the watchdog is serviced.

## Cyclic Redundancy Check (CRC) Controller Module

This chapter describes the cyclic redundancy check (CRC) controller module.

---

**NOTE:** This chapter describes a superset implementation of the CRC module that includes features and functionality that require DMA. Since not all devices have DMA capability, consult your device-specific datasheet to determine applicability of these features and functions to your device being used.

---

Topic	Page
14.1 Overview .....	465
14.2 Module Operation .....	467
14.3 Example .....	477
14.4 CRC Control Registers .....	480

## 14.1 Overview

The CRC controller is a module that is used to perform CRC (Cyclic Redundancy Check) to verify the integrity of memory system. A signature representing the contents of the memory is obtained when the contents of the memory are read into CRC controller. The responsibility of CRC controller is to calculate the signature for a set of data and then compare the calculated signature value against a pre-determined good signature value. CRC controller supports two channels to perform CRC calculation on multiple memories in parallel and can be used on any memory system.

### 14.1.1 Features

The CRC controller offers:

- Two channels to perform background signature verification on any memory sub-system.
- Data compression on 8, 16, 32, and 64 bit data size.
- Maximum-length PSA (Parallel Signature Analysis) register constructed based on 64 bit primitive polynomial.
- Each channel has a CRC Value Register which contains the pre-determined CRC value.
- Use timed base event trigger from timer to initiate DMA data transfer.
- Programmable 20-bit pattern counter per channel to count the number of data patterns for compression.
- Three modes of operation. Auto, Semi-CPU and Full-CPU.
- For each channel, CRC can be performed either by CRC Controller or by CPU.
- Automatically perform signature verification without CPU intervention in AUTO mode.
- Generate interrupt to CPU in Semi-CPU mode to allow CPU to perform signature verification itself.
- Generate CRC fail interrupt in AUTO mode if signature verification fails.
- Generate Timeout interrupt if CRC is not performed within the time limit.
- Generate DMA request per channel to initiate CRC value transfer.
- Data trace capability on Peripheral Bus Master, Flash and System RAM data buses.


### 14.1.2 Block Diagram

Figure 14-1 shows a block diagram of the CRC controller.

---

**NOTE:** Only Channel 1 can support data trace.

---

**Figure 14-1. CRC Controller Block Diagram For One Channel**


## 14.2 Module Operation

### 14.2.1 General Operation

There are two channels in CRC controller and for each channel there is a memory mapped PSA (Parallel Signature Analysis) Signature Register and a memory mapped CRC (Cyclic Redundancy Check) Value register. A memory can be organized into multiple sectors with each sector consisting of multiple data patterns. A data pattern can be a 8, 16, 32, or 64 bit data. CRC module performs the signature calculation and compares the signature to a pre-determined value. The PSA Signature Register compresses an incoming data pattern into a signature when it is written. When one sector of data patterns are written into PSA Signature Register, a final signature corresponding to the sector is obtained. CRC Value Register stores the pre-determined signature corresponding to one sector of data patterns. The calculated signature and the pre-determined signature are then compared to each other for signature verification. To minimize CPU's involvement, data patterns transfer can be carried out at the background of CPU using DMA controller. DMA is setup to transfer data from memory from which the contents to be verified to the memory mapped PSA Signature Register. When DMA transfers data to the memory mapped PSA Signature Register, a signature is generated. A programmable 20-bit data pattern counter is used for each channel to define the number of data patterns to calculate for each sector. Signature verification can be performed automatically by CRC controller in AUTO mode or by CPU itself in Semi-CPU or Full-CPU mode. In AUTO mode, a self sustained CRC signature calculation can be achieved without any CPU intervention. CRC Controller also provides data trace capability. Channel 1 can perform data trace on CPU data bus. During data trace, channel 1 monitors any data being read on CPU data bus and compresses it. When data trace is enabled for channel 1, all circuits related to DMA request and interrupt generation and counters are disabled.

### 14.2.2 CRC Modes of Operation

CRC Controller can operate in AUTO, Semi-CPU, and Full-CPU modes.

#### 14.2.2.1 AUTO Mode

In AUTO mode, CRC Controller in conjunction with DMA controller can perform CRC totally without CPU intervention. A sustained transfer of data to both the PSA Signature Register and CRC Value Register are performed in the background of CPU. When a mismatch is detected, an interrupt is generated to CPU. A 16 bit current sector ID register is provided to identify which sector causes a CRC failure.

#### 14.2.2.2 Semi-CPU Mode

In Semi-CPU mode, DMA controller is also utilized to perform data patterns transfer to PSA Signature Register. Instead of performing signature verification automatically, the CRC controller generates an compression complete interrupt to CPU after each sector is compressed. Upon responding to the interrupt the CPU performs the signature verification by reading the calculated signature stored at the PSA Sector Signature Register and compare it to a pre-determined CRC value.

#### 14.2.2.3 Full CPU Mode


In Full-CPU mode, the CPU does the data patterns transfer and signature verification all by itself. When CPU has enough throughput, it can perform data patterns transfer by reading data from the memory system to the PSA Signature Register. After certain number of data patterns are compressed, the CPU can read from the PSA Signature Register and compare the calculated signature to the pre-determined CRC signature value. In Full-CPU mode, neither interrupt nor DMA request is generated. All counters are also disabled.

### 14.2.3 PSA Signature Register

The 64-bit PSA Signature Register is based on the primitive polynomial (as in the following equation) to produce the maximum length LFSR (Linear Feedback Shift Register), as shown in [Figure 14-2](#).

$$f(x) = x^{64} + x^4 + x^3 + x + 1 \quad (26)$$

**Figure 14-2. LFSR**



The serial implementation of LFSR has a limitation that, it requires 'n' clock cycles to calculate the CRC values for an 'n' bit data stream. The idea is to produce the same CRC value operating on a multi-bit data stream, as would occur if the CRC were computed one bit at a time over the whole data stream. The algorithm involves looping to simulate the shifting, and concatenating strings to build the equations after 'n' shift.

The parallel CRC calculation based on the polynomial can be illustrated in the following HDL code:

```
for i in 63 to 0 loop
    NEXT_CRC_VAL(0) := CRC_VAL(63) xor DATA(i);
    for j in 1 to 63 loop
        case j is
            when 1|3|4 =>
                NEXT_CRC_VAL(j) :=
                    CRC_VAL(j - 1) xor CRC_VAL(63) xor DATA(i);
            when others =>
                NEXT_CRC_VAL(j) := CRC_VAL(j - 1);
        end case;
    end loop;
    CRC_VAL := NEXT_CRC_VAL;
end loop;
```

- 
- NOTE:** 1) The inner loop is to calculate the next value of each shift register bit after one cycle  
 2) The outer loop is to simulate 64 cycles of shifting. The equation for each shift register bit is thus built before it is compressed into the shift register.  
 3) MSB of the DATA is shifted in first
- 

There is one PSA Signature Register per CRC channel. PSA Signature Register can be both read and written. When it is written, it can either compress the data or just capture the data depending on the state of CHx\_MODE bits. If CHx\_MODE=Data Capture, a seed value can be planted in the PSA Signature Register without compression. Other modes other than Data Capture will result with the data compressed by PSA Signature Register when it is written. Each channel can be planted with different seed value before compression starts. When PSA Signature Register is read, it gives the calculated signature.

CRC Controller should be used in conjunction with the on chip DMA controller to produce optimal system performance. The incoming data pattern to PSA Signature Register is typically initiated by the DMA master. When DMA is properly setup, it would read data from the pre-determined memory system and write them to the memory mapped PSA Signature Register. Each time PSA Signature Register is written a signature is generated. CPU itself can also perform data transfer by reading from the memory system and perform write operation to PSA Signature Register if CPU has enough throughput to handle data patterns transfer.

After system reset and when AUTO mode is enabled, CRC Controller automatically generates a DMA request to request the pre-determined CRC value corresponding to the first sector of memory to be checked.

In AUTO mode, when one sector of data patterns is compressed, the signature stored at the PSA Signature Register is first copied to the PSA Sector Signature Register and PSA Signature Register is then cleared out to all zeros. An automatic signature verification is then performed by comparing the signature stored at the PSA Sector Signature Register to the CRC Value Register. After the comparison the CRC Controller can generate a DMA request. Upon receiving the DMA request the DMA controller will update the CRC Value Register by transferring the next pre-determined signature value associated with the next sector of memory system. If the signature verification fails then CRC Controller can generate a CRC fail interrupt.

In Full-CPU mode, no DMA request and interrupt are generated at all. The number of data patterns to be compressed is determined by CPU itself. Full-CPU mode is useful when DMA controller is not available to perform background data patterns transfer. The OS can periodically generate a software interrupt to CPU and use CPU to accomplish data transfer and signature verification.

CRC Controller supports doubleword, word, half word and byte access to the PSA Signature Register. During a non-doubleword write access, all unwritten byte lanes are padded with zero's before compression. Note that comparison between PSA Sector Signature Register and CRC Value Register is always in 64 bit because a compressed value is always expressed in 64 bit.

There is a software reset per channel for PSA Signature Register. When set, the PSA Signature Register is reset to all zeros.

PSA Signature Register is reset to zero under the following conditions:

- System reset
- PSA Software reset
- One sector of data patterns are compressed

#### 14.2.4 PSA Sector Signature Register

After one sector of data is compressed, the final resulting signature calculated by PSA Signature Register is transferred to the PSA Sector Signature Register. PSA Signature Register is a read only register.

During Semi-CPU mode, the host CPU should read from the PSA Sector Signature Register instead of reading from PSA Signature Register for signature verification to avoid data coherency issue. The PSA Signature Register can be updated with new signature before the host CPU is able to retrieve it.

In Semi-CPU mode, no DMA request is generated. When one sector of data patterns is compressed, CRC controller first generates a compression complete interrupt. Responding to the interrupt, CPU will in the ISR read the PSA Sector Signature Register and compare it to the known good signature or write the signature value to another memory location to build a signature file. In Semi-CPU mode, CPU must perform the signature verification in a manner to prevent any overrun condition. The overrun condition occurs when the compression complete interrupt is generated after one sector of data patterns is compressed and CPU has not read from the PSA Sector Signature Register to perform necessary signature verification before PSA Sector Signature Register is overridden with a new value. An overrun interrupt can be enable to generate when overrun condition occurs. During Semi-CPU mode, the host CPU should read from the PSA Sector Signature Register instead of reading from PSA Signature Register for signature verification to avoid data coherency issue. The PSA Signature Register can be updated with new signature before the host CPU is able to retrieve it.

### 14.2.5 CRC Value Register

Associated with each channel there is a CRC Value Register. The CRC Value Register stores the pre-determined CRC value. After one sector of data patterns is compressed by PSA Signature Register, CRC Controller can automatically compare the resulting signature stored at the PSA Sector Signature Register with the pre-determined value stored at the CRC Value Register if AUTO mode is enabled. If the signature verification fails, CRC Controller can be enabled to generate an CRC fail interrupt. When the channel is set up for Semi-CPU mode, CRC controller first generates a compression complete interrupt to CPU. Upon servicing the interrupt, CPU will then read the PSA Sector Signature Register and then read the corresponding CRC value stored at another location and compare them. CPU should not read from the CRC Value Register during Semi-CPU or Full-CPU mode because the CRC Value Register is not updated during these two modes.

In AUTO mode, for first sector's signature, DMA request is generated when mode is programmed to AUTO. For subsequent sectors, DMA request is generated after each sector is compressed. Responding to the DMA request, DMA controller reloads the CRC Value Register for the next sector of memory system to be checked.

When CRC Value Register is updated with a new CRC value, an internal flag is set to indicate that CRC Value Register contains the most current value. This flag is cleared when CRC comparison is performed. Each time at the end of the final data pattern compression of a sector, CRC Controller first checks to see if the corresponding CRC Value Register has the most current CRC value stored in it by polling the flag. If the flag is set then the CRC comparison can be performed. If the flag is not set then it means the CRC Value Register contains stale information. A CRC underrun interrupt is generated. When an underrun condition is detected, signature verification is not performed.

CRC Controller supports doubleword, word, half word and byte access to the CRC Value Register. As noted before comparison between PSA Sector Signature Register and CRC Value Register during AUTO mode is carried out in 64 bit.

### 14.2.6 Raw Data Register

The raw or un-compressed data written to the PSA Signature Register is also saved in the Raw Data Register. This register is read only.

### 14.2.7 Example DMA Controller Setup

DMA controller needs to be setup properly in either either AUTO or Semi-CPU mode as DMA controller is used to transfer data patterns. Hardware or a combination of hardware and software DMA triggering are supported.


#### 14.2.7.1 AUTO Mode Using Hardware Timer Trigger

There are two DMA channels associated with each CRC channel when in AUTO mode. One DMA channel is setup to transfer data patterns from the source memory to the PSA Signature Register. The second DMA channel is setup to transfer the pre-determined signature to the CRC Value Register. The trigger source for the first DMA channel can be either by hardware or by software. As illustrated in [Figure 14-3](#) a timer can be used to trigger a DMA request to initiate transfer from the source memory system to PSA Signature Register. In AUTO mode, CRC Controller also generates DMA request after one sector of data patterns is compressed to initiate transfer of the next CRC value corresponding to the next sector of memory. Thus a new CRC value is always updated in the CRC Value Register by DMA synchronized to each sector of memory.

A block of memory system is usually divided into many sectors. All sectors are the same size. The sector size is programmed in the CRC\_PCOUNT\_REGx and the number of sectors in one block is programmed in the CRC\_SCOUNT\_REGx of the respective channel. CRC\_PCOUNT\_REGx multiplies CRC\_SCOUNT\_REGx and multiplies transfer size of each data pattern should give the total block size in number of bytes.

The total size of the memory system to be examined is also programmed in the respective transfer count register inside DMA module. The DMA transfer count register is divided into two parts. They are element count and frame count. Note that an HW DMA request can be programmed to trigger either one frame or one entire block transfer. In [Figure 14-3](#), an HW DMA request from a timer is used as a trigger source to initiate DMA transfer. If all four CRC channels are active in AUTO mode then a total of four DMA requests would be generated by CRC Controller.


**Figure 14-3. AUTO Mode Using Hardware Timer Trigger**



#### 14.2.7.2 AUTO Mode Using Software Trigger

The data patterns transfer can also be initiated by software. CPU can generate a software DMA request to activate the DMA channel to transfer data patterns from source memory system to the PSA Signature Register. To generate a software DMA request CPU needs to set the corresponding DMA channel in the DMA software trigger register. Note that just one software DMA request from CPU is enough to complete the entire data patterns transfer for all sectors. See [Figure 14-4](#) for an illustration.


**Figure 14-4. AUTO Mode With Software CPU Trigger**



#### 14.2.7.3 Semi-CPU Mode Using Hardware Timer Trigger

During semi-CPU mode, no DMA request is generated by CRC controller. Therefore, no DMA channel is allocated to update CRC Value Register. CPU should not read from CRC Value Register in semi-CPU mode as it contains stale value. Note that no signature verification is performed at all during this mode. Similar to AUTO mode, either by hardware or by software DMA request can be used as a trigger for data patterns transfer. Figure 14-5 illustrates the DMA setup using semi-CPU mode with hardware timer trigger.

**Figure 14-5. Semi-CPU Mode With Hardware Timer Trigger**



**Table 14-1. CRC Modes in Which DMA Request and Counter Logic are Active or Inactive**

Mode	DMA Request	Pattern Counter	Sector Counter	Timeout Counter
AUTO	Active	Active	Active	Active
Semi-CPU	Inactive	Active	Active	Active
Full-CPU	Inactive	Inactive	Inactive	Inactive

#### 14.2.8 Pattern Count Register

There is a 20-bit data pattern counter for every CRC channel. The data pattern counter is a down counter and can be pre-loaded with a programmable value stored in the Pattern Count Register. When the data pattern counter reaches zero, a compression complete interrupt is generated in Semi-CPU mode and an automatic signature verification is performed in AUTO mode. In AUTO only, DMA request is generated to trigger the DMA controller to update the CRC Value Register.

**NOTE:** The data pattern count should be divisible by the total transfer count as programmed in DMA controller. The total transfer count is the product of element count and frame count.

#### 14.2.9 Sector Count Register/Current Sector Register

Each channel contains a 16 bit sector counter. The sector count register stores the number of sectors. Sector counter is a free running counter and is incremented by one each time when one sector of data patterns is compressed. When the signature verification fails, the current value stored in the sector counter is saved into current sector register. If signature verification fails, CPU can read from the current sector register to identify the sector which causes the CRC mismatch. To aid and facilitate the CPU in determining the cause of a CRC failure, it is advisable to use the following equation during CRC and DMA setup:

$$\text{CRC Pattern Count} \times \text{CRC Sector Count} = \text{DMA Element Count} \times \text{DMA Frame Count}$$

The current sector register is frozen from being updated until both the current sector register is read and CRC fail status bit is cleared by CPU. If CPU does not respond to the CRC failure in a timely manner before another sector produces a signature verification failure, the current sector register is not updated with the new sector number. An overrun interrupt is generated instead. If current sector register is already frozen with an erroneous sector and emulation is entered with SUSPEND signal goes to high then the register still remains frozen even it is read.

In Semi-CPU mode, the current sector register is used to indicate the sector for which the compression complete has last happened.

The current sector register is reset when the PSA software reset is enabled.

---

**NOTE:** Both data pattern count and sector count registers must be greater than or equal to one for the counters to count. After reset, pattern count and sector count registers default to zero and the associated counters are inactive.

---

#### 14.2.10 Interrupt

The CRC controller generates several types of interrupts per channel. Associated with each interrupt, there is an interrupt enable bit. No interrupt is generated in Full-CPU mode.

- Compression complete interrupt
- CRC fail interrupt
- Overrun interrupt
- Underrun interrupt
- Timeout interrupt

**Table 14-2. Modes in Which Interrupt Condition Can Occur**

	AUTO	Semi-CPU	Full-CPU
Compression Complete	no	yes	no
CRC Fail	yes	no	no
Overrun	yes	yes	no
Underrun	yes	no	no
Timeout	yes	yes	no

##### 14.2.10.1 Compression Complete Interrupt

Compression complete interrupt is generated in Semi-CPU mode only. When the data pattern counter reaches zero, the compression complete flag is set and the interrupt is generated.

##### 14.2.10.2 CRC Fail Interrupt

CRC fail interrupt is generated in AUTO mode only. When the signature verification fails, the CRC fail flag is set,. CPU should take action to address the fail condition and clear the CRC fail flag after it resolves the CRC mismatch.

##### 14.2.10.3 Overrun Interrupt

Overrun interrupt is generated in either either AUTO or Semi-CPU mode. During AUTO mode, if a CRC fail is detected then the current sector number is recorded in the current sector register. If CRC fail status bit is not cleared and current sector register is not read by the host CPU before another CRC fail is detected for another sector then an overrun interrupt is generated. During Semi-CPU mode, when the data pattern counter finishes counting, it generates a compression complete interrupt. At the same time the signature is copied into the PSA Sector Signature Register. If the host CPU does not read the signature from PSA Sector Signature Register before it is updated again with a new signature value then an overrun interrupt is generated.

#### 14.2.10.4 Underrun Interrupt

Underrun interrupt only occurs in AUTO mode. The interrupt is generated when the CRC Value Register is not updated with the corresponding signature when the data pattern counter finishes counting. During AUTO mode, CRC Controller generates DMA request to update CRC Value Register in synchronization to the corresponding sector of the memory. Signature verification is also performed if underrun condition is detected. And CRC fail interrupt is generated at the same time as the underrun interrupt.

#### 14.2.10.5 Timeout Interrupt


To ensure that the memory system is examined within a pre-defined time frame and no loss of incoming data there is a 24 bit timeout counter per CRC channel. The 24 bit timeout down counter can be pre-loaded with two different pre-load values, watchdog timeout pre-load value (CRC\_WDTOPLDx) and block complete timeout pre-load value (CRC\_BCTOPLDx). The timeout counter is clocked by a prescaler clock which is permanently running at division 64 of HCLK clock.


First pattern of data must be transferred by the DMA before the timeout counter expires, Watchdog timeout pre-load register (CRC\_WDTOPLDx) is used as timeout counter. Block complete timeout pre-load register (CRC\_BCTOPLDx) is used to check if one complete block of data patterns are compressed within a specific time frame. The timeout counter is first pre-loaded with CRC\_WDTOPLDx after either AUTO or Semi-CPU mode is selected and starts to down count. If the timeout counter expires before DMA transfers any data pattern to PSA Signature Register then a timeout interrupt is generated. An incoming data pattern before the timeout counter expires will automatically pre-load the timeout counter with CRC\_BCTOPLDx the block complete timeout pre-load value.

Block complete timeout pre-load value is used to check if one block of data patterns are compressed within a given time limit. If the timeout counter pre-loaded with CRC\_BCTOPLDx value expires before one block of data patterns are compressed a timeout interrupt is generated. When one block (pattern count x sector count) of data patterns are compressed before the counter has expired, the counter is pre-loaded with CRC\_WDTOPLDx value again. If the timeout counter is pre-loaded with zero then the counter is disable and no timeout interrupt is generated.

In [Figure 14-6](#), a timer generates DMA request every 10ms to trigger one block (pattern count x sector count) transfer. Since we want to make sure that DMA does start to transfer a block every 10 ms we would set the first pre-load value to 10ms in CRC\_WDTOPLDx. We also want to make sure that one block of data patterns are compressed within 4ms. With such a requirement, we would set the second pre-load value to 4ms in CRC\_BCTOPLDx register.

**Figure 14-6. Timeout Example 1**




**Figure 14-7. Timeout Example 2**


WD pre-load = watchdog timeout pre-load (CRC\_WDTOPLDx)

BC pre-load = block complete timeout pre-load (CRC\_BCTOPLDx)

Note: Timeout interrupt is generated in this example since each block of data patterns are compressed in 6 ms and this is out of the 4ms time frame.

**Figure 14-8. Timeout Example 3**


WD pre-load = watchdog timeout pre-load (CRC\_WDTOPLDx)

BC pre-load = block complete timeout pre-load (CRC\_BCTOPLDx)

Note: Timeout interrupt is generated in this example since DMA can not transfer the second block of data within 10ms time limit and the reason may be that DMA is set up in fixed priority scheme and DMA is serving other higher priority channels at the time before it can service the timer request.

#### 14.2.10.6 Interrupt Offset Register

CRC Controller only generates one interrupt request to interrupt manager. A interrupt offset register is provided to indicate the source of the pending interrupt with highest priority. [Table 14-3](#) shows the offset interrupt vector address of each interrupt condition in an ascending order of priority.

**Table 14-3. Interrupt Offset Mapping**

Offset Value	Interrupt Condition
0	Phantom
1h	Ch1 CRC Fail
2h	Ch2 CRC Fail
3h-8h	Reserved
9h	Ch1 Compression Complete
Ah	Ch2 Compression Complete
Bh-10h	Reserved
11h	Ch1 Overrun
12h	Ch2 Overrun
13h-18h	Reserved
19h	Ch1 Underrun
1Ah	Ch2 Underrun
1Bh-20h	Reserved
21h	Ch1 Timeout
22h	Ch2 Timeout
23h-24h	Reserved

#### 14.2.10.7 Error Handling

When an interrupt is generated, host CPU should take appropriate actions to identify the source of error and restart the respective channel in DMA and CRC module. To restart a CRC channel, the user should perform the following steps in the ISR:

1. Write to software reset bit in *CRC\_CTRL* register to reset the respective PSA Signature Register.
2. Reset the CHx\_MODE bits to "00" in *CRC\_CTRL* register as Data capture mode.
3. Set the CHx\_MODE bits in *CRC\_CTRL* register to desired new mode again.
4. Release software reset.

The host CPU should use byte write to restart each individual channel.

#### 14.2.11 CPU Data Trace

CRC channel 1 can be used to snoop Flash, System RAM and Peripheral Bus Master Data buses. However, at any one point only one bus is snooped. It is possible to disable the snooping of any of the buses by programming *CRC\_BUS\_SEL* register. While snooping the data, there is a priority scheme implemented between the buses. Peripheral Bus Master has the highest priority followed by Flash, Even System RAM and Odd System RAM. For each data read by CPU on its data bus the same data is compressed in the PSA Signature Register. A write to PSA Signature Register does not get compressed. Therefore, it is possible to write a seed value into PSA Signature Register before the bus snooping takes place. During data trace mode, all interrupts and DMA request logic are inactive. For non double word read on the data bus, all un-selected byte lanes are padded with zero during compression.

#### **14.2.12 Power Down Mode**

CRC module can be put into power down mode when the power down control bit PWDN is set. The module wakes up when the PWDN bit is cleared. When CRC controller is in power down mode, no data tracing alone will happen. However, if CRC registers are accessed then data trace happens from channel 1.

#### **14.2.13 Emulation**

A read access from a register in functional mode can sometimes trigger a certain internal event to follow. For example, reading an interrupt offset register triggers an event to clear the corresponding interrupt status flag. During emulation when SUSPEND signal is high, a read access from any register should only return the register contents to the bus and should not trigger or mask any event as it would have in functional mode. This is to prevent debugger from reading the interrupt offset register during refreshing screen and cause the corresponding interrupt status flag to get cleared. Timeout counters are stopped to generate timeout interrupts in emulation mode. No Peripheral Master bus error should be generated if reading from the unimplemented locations. When channel 1 is placed under data trace, the PSA Signature Register does not compress any data read on CPU data bus when suspend is active.

#### **14.2.14 Peripheral Bus Interface**

CRC is a Peripheral slave module. The register interface is similar to other peripheral modules. CRC supports following features:

- Different sizes of burst operation.
- Aligned and unaligned accesses.
- Abort is generated for any illegal address accesses.

### **14.3 Example**

This section illustrates several of the ways in which the CRC Controller can be utilized to perform CRC.

#### **14.3.1 Example: Auto Mode Using Time Based Event Triggering**

A large memory area with 2Mbyte (256k doubleword) is to be checked in the background of CPU. CRC is to be performed every 1K byte (128 doubleword). Therefore there should be 2048 pre-recorded CRC values. For illustration purpose, we map channel 1 CRC Value Register to DMA channel 1 and channel 1 PSA Signature Register to DMA channel 2. Assume all DMA transfers are carried out in 64-bit transfer size.

##### **14.3.1.1 DMA Setup**

- Set up DMA channel 1 with the starting address from which the pre-determined CRC values are stored. Set up the destination address to the memory mapped channel 1 CRC Value Register. Put the source address at post increment addressing mode and put the destination address at constant addressing mode. Use **hardware** DMA request for channel 1 to trigger a **frame** transfer.
- Set up DMA channel 2 with the source address from which the contents of memory to be verified. Set up the destination address to the memory mapped channel 1 PSA Signature Register. Program the element transfer count to 128 and the frame transfer count to 2048. Put the source address at post increment addressing mode and put the destination address at constant address mode. Use **hardware** DMA request for channel 2 to trigger an entire **block** transfer.

##### **14.3.1.2 Timer Setup**

The timer can be any general purpose timer which is capable of generating a time-based DMA request.

- Set up timer to generate DMA request associated with DMA channel 2. For example, an OS can set up the timer to generate a DMA request every 10ms.

#### 14.3.1.3 CRC Setup

- Program the pattern count to 128.
- Program the sector count to 2048.
- For example, we want the entire 2Mbytes to be compressed within 5ms. We can program the block complete timeout pre-load (CRC\_BCTOPLDx) value to 15625 (5 ms / (1 HCLK period x 64)) if CRC is operating at 200 MHz.
- Enable AUTO mode and all interrupts.

After AUTO mode is selected, CRC Controller automatically generates a DMA request on channel 1. Around the same time the timer module also generates a DMA request on DMA channel 2. When the first incoming data pattern arrives at the PSA Signature Register, the CRC Controller will compress it. After some time, the DMA controller would update the CRC Value Register with a pre-determined value matching the calculated signature for the first sector of 128 64 bit data patterns. After one sector of data patterns are compressed, the CRC Controller generate a CRC fail interrupt if signature stored at the PSA Sector Signature Register does not match the CRC Value Register. CRC Controller generates a DMA request on DMA channel 1 when one sector of data patterns are compressed. This routine will continue until the entire 2Mbyte are consumed. If the timeout counter reached zero before the entire 2Mbytes are compressed a timeout interrupt is generated. After 2MBytes are transferred, the DMA can generate an interrupt to CPU. The entire operation will continue again when DMA responds to the DMA request from both the timer and CRC Controller. The CRC is performed totally without any CPU intervention.

#### 14.3.2 Example: Auto Mode Without Using Time Based Triggering

A small but highly secured memory area with 1kbytes is to be checked in the background of CPU. CRC is to be performed every 1Kbytes. Therefore there is only one pre-recorded CRC value. For illustration purpose, we map channel 1 CRC Value Register to DMA channel 1 and channel 1 PSA Signature Register to DMA channel 2. Assume all transfers carried out by DMA are in 64 bit transfer size.

##### 14.3.2.1 DMA Setup

- Set up DMA channel 1 with the source address from which the pre-determined CRC value is stored. Set up the destination address to the memory mapped channel 1 CRC Value Register. Put the source address at constant addressing mode and put the destination address at constant addressing mode. Use **hardware** DMA request for channel 1.
- Set up DMA channel 2 with the source address from which the memory area to be verified. Set up the destination address to the memory mapped channel 1 PSA Signature Register. Program the element transfer count to 128 and the frame transfer count to 1. Put the source address at post increment addressing mode and put the destination address at constant address mode. Generate a **software** DMA request on channel 2 after CRC has completed its setup. Enable autoinitiation for DMA channel 2.

##### 14.3.2.2 CRC Setup

- Program the pattern count to 128.
- Program the sector count to 1.
- Leaving the timeout count register with the reset value of zero means no timeout interrupt is generated.
- Enable AUTO mode and all interrupts.

After AUTO mode is selected, the CRC Controller automatically generates a DMA request on channel 1. At the same time the CPU generates a **software** DMA request on DMA channel 2. When the first incoming data pattern arrives at the PSA Signature Register, the CRC Controller will compress it. After some time, the DMA controller would update the CRC Value Register with a pre-determined value matching the calculated signature for the first sector of 128 64 bit data patterns. After one sector of data patterns are compressed, the CRC Controller generates a CRC fail interrupt if signature stored at the PSA Sector Signature Register does not match the CRC Value Register. CRC Controller generates a DMA request on DMA channel 1 again after one sector is compressed. After 1kbytes are transferred, the DMA can generate an interrupt to CPU. Responding to the DMA interrupt CPU can restart the CRC routine by generating a software DMA request onto channel 2 again.

### 14.3.3 Example: Semi-CPU Mode

If DMA controller is available in a system, the CRC module can also operate in semi-CPU mode. This means that CPU can still make use of the DMA to perform data patterns transfer to CRC controller in the background. The difference between semi-CPU mode and AUTO mode is that CRC controller does not automatically perform the signature verification. CRC controllers generates a compression complete interrupt to CPU when the one sector of data patterns are compressed. CPU needs to perform the signature verification itself.

A memory area with 2Mbyte is to be verified with the help of the CPU. CRC operation is to be performed every 1K byte. Since there are 2Mbyte (256k doublewords) of memory to be check and we want to perform a CRC every 1Kbyte (128 doublewords) and therefore there should be 2048 pre-recorded CRC values. In Semi-CPU mode, the CRC Value Register is not updated and contains indeterminate data.

#### 14.3.3.1 DMA Setup

Set up DMA channel 1 with the source address from which the memory area to be verified are mapped. Set up the destination address to the memory mapped channel 1 PSA Signature Register. Put the starting address at post increment addressing mode and put the destination address at constant address mode. Use hardware DMA request to trigger an entire block transfer for channel 1. Disable autoinitiation for DMA channel 1.

#### 14.3.3.2 Timer Setup

The timer can be any general purpose timer which is capable of generating a time based DMA request.

Set up timer to generate DMA request associated with DMA channel 1. For example, an OS can set up the timer to generate a DMA request every 10ms.

#### 14.3.3.3 CRC Setup

- Program the pattern count to 128.
- Program the sector count to 2048.
- For example, we want the entire 2Mbytes to be compressed within 5ms. We can program the block complete timeout pre-load value to 15625 (5 ms / (1 HCLK period × 64)) if CRC is operating at 200 MHz.
- Enable Semi-CPU mode and enable all interrupts.

The timer module first generates a DMA request on DMA channel 1 when it is enabled. When the first incoming data pattern arrives at the PSA Signature Register, the CRC controller will compress it. After one sector of data patterns are compressed, the CRC controller generate a compression complete interrupt. Upon responding to the interrupt the CPU would read from the PSA Sector Signature Register. It is up to the CPU on how to deal with the PSA value just read. It can compare it to a known signature value or it can write it to another memory location to build a signature file or even transfer the signature out of the device via SCI or SPI. This routine will continue until the entire 2Mbyte are consumed. The latency of the interrupt response from CPU can cause overrun condition. If CPU does not read from PSA Sector Signature Register before the PSA value is overridden with the signature of the next sector of memory, an overrun interrupt will be generated by CRC controller.

### 14.3.4 Example: Full-CPU Mode

In a system without the availability of DMA controller, the CRC routine can be operated by CPU provided the CPU has enough throughput. CPU needs to read from the memory area from which CRC is to be performed.

A memory area with 2Mbyte is to be checked with the help of the CPU. CRC verification is to be performed every 1K byte. In CPU mode, the CRC Value Register is not updated and contains indeterminate data.

#### 14.3.4.1 CRC Setup

- All control registers can be left in their reset state. Only enable Full-CPU mode.

CPU itself reads from the memory and write the data to the PSA Signature Register inside CRC Controller. When the first incoming data pattern arrives at the PSA Signature Register, the CRC Controller will compress it. After **2MBytes** data patterns are compressed, CPU can read from the PSA Signature Register. It is up to the CPU on how to deal with the PSA signature value just read. It can compare it to a known signature value stored at another memory location.

### 14.4 CRC Control Registers

All registers are in word boundary. 64, 32, 16, and 8 bit write accesses are supported to all registers.

**Table 14-4. CRC Control Registers**

Offset	Acronym	Register Description	Section
0h	CRC_CTRL0	CRC Global Control Register	<a href="#">Section 14.4.1</a>
8h	CRC_CTRL1	CRC Global Control Register 1	<a href="#">Section 14.4.2</a>
10h	CRC_CTRL2	CRC Global Control Register 2	<a href="#">Section 14.4.3</a>
18h	CRC_INTS	CRC Interrupt Enable Set Register	<a href="#">Section 14.4.4</a>
20h	CRC_INTR	CRC Interrupt Enable Reset Register	<a href="#">Section 14.4.5</a>
28h	CRC_STATUS	CRC Interrupt Status Register	<a href="#">Section 14.4.6</a>
30h	CRC_INT_OFFSET_REG	CRC Interrupt Offset Register	<a href="#">Section 14.4.7</a>
38h	CRC_BUSY	CRC Busy Register	<a href="#">Section 14.4.8</a>
40h	CRC_PCOUNT_REG1	CRC Channel 1 Pattern Counter Preload Register	<a href="#">Section 14.4.9</a>
44h	CRC_SCOUNT_REG1	CRC Channel 1 Sector Counter Preload Register	<a href="#">Section 14.4.10</a>
48h	CRC_CURSEC_REG1	CRC Channel 1 Current Sector Register	<a href="#">Section 14.4.11</a>
4Ch	CRC_WDTOPLD1	CRC Channel 1 Watchdog Timeout Preload Register	<a href="#">Section 14.4.12</a>
50h	CRC_BCTOPLD1	CRC Channel 1 Block Complete Timeout Preload Register	<a href="#">Section 14.4.13</a>
60h	PSA_SIGREGL1	Channel 1 PSA Signature Low Register	<a href="#">Section 14.4.14</a>
64h	PSA_SIGREGH1	Channel 1 PSA Signature High Register	<a href="#">Section 14.4.15</a>
68h	CRC_REGL1	Channel 1 CRC Value Low Register	<a href="#">Section 14.4.16</a>
6Ch	CRC_REGH1	Channel 1 CRC Value High Register	<a href="#">Section 14.4.17</a>
70h	PSA_SECSIGREGL1	Channel 1 PSA Sector Signature Low Register	<a href="#">Section 14.4.18</a>
74h	PSA_SECSIGREGH1	Channel 1 PSA Sector Signature High Register	<a href="#">Section 14.4.19</a>
78h	RAW_DATAREGL1	Channel 1 Raw Data Low Register	<a href="#">Section 14.4.20</a>
7Ch	RAW_DATAREGH1	Channel 1 Raw Data High Register	<a href="#">Section 14.4.21</a>
80h	CRC_PCOUNT_REG2	CRC Channel 2 Pattern Counter Preload Register	<a href="#">Section 14.4.22</a>
84h	CRC_SCOUNT_REG2	CRC Channel 2 Sector Counter Preload Register	<a href="#">Section 14.4.23</a>
88h	CRC_CURSEC_REG2	CRC Current Sector Register 2	<a href="#">Section 14.4.24</a>
8Ch	CRC_WDTOPLD2	CRC Channel 2 Watchdog Timeout Preload Register A	<a href="#">Section 14.4.25</a>
90h	CRC_BCTOPLD2	CRC Channel 2 Block Complete Timeout Preload Register B	<a href="#">Section 14.4.26</a>
A0h	PSA_SIGREGL2	Channel 2 PSA Signature Low Register	<a href="#">Section 14.4.27</a>
A4h	PSA_SIGREGH2	Channel 2 PSA Signature High Register	<a href="#">Section 14.4.28</a>
A8h	CRC_REGL2	Channel 2 CRC Value Low Register	<a href="#">Section 14.4.29</a>
ACh	CRC_REGH2	Channel 2 CRC Value High Register	<a href="#">Section 14.4.30</a>
B0h	PSA_SECSIGREGL2	Channel 2 PSA Sector Signature Low Register	<a href="#">Section 14.4.31</a>
B4h	PSA_SECSIGREGH2	Channel 2 PSA Sector Signature High Register	<a href="#">Section 14.4.32</a>
B8h	RAW_DATAREGL2	Channel 2 Raw Data Low Register	<a href="#">Section 14.4.33</a>
BCh	RAW_DATAREGH2	Channel 2 Raw Data High Register	<a href="#">Section 14.4.34</a>
140h	CRC_BUS_SEL	Data Bus Selection Register	<a href="#">Section 14.4.35</a>

#### 14.4.1 CRC Global Control Register 0 (CRC\_CTRL0)

**Figure 14-9. CRC Global Control Register 0 (CRC\_CTRL0) [offset = 00h]**

31	Reserved		16
R-0			
15	Reserved		9 8
R-0			
7	Reserved		1 0
R-0			
CH2_PSA_SWREST		R/W-0	
CH1_PSA_SWREST		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-5. CRC Global Control Register 0 (CRC\_CTRL0) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reads return 0. Writes have no effect.
8	CH2_PSA_SWREST	0	<b>Channel 2 PSA Software Reset.</b> When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by writing a '0'.
		1	PSA Signature Register not reset
		1	PSA Signature Register reset
7-1	Reserved	0	Reads return 0. Writes have no effect.
0	CH1_PSA_SWREST	0	<b>Channel 1 PSA Software Reset.</b> When set, the PSA Signature Register is reset to all zero. Software reset does not reset software reset bit itself. Therefore, CPU is required to clear this bit by writing a '0'.
		0	PSA Signature Register not reset
		1	PSA Signature Register reset

#### 14.4.2 CRC Global Control Register (CRC\_CTRL1)

**Figure 14-10. CRC Global Control Register 1 (CRC\_CTRL1) [offset = 08h]**

31	Reserved		16
R-0			
15	Reserved		1 0
R-0			
PWDN		RW-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-6. CRC Global Control Register 1 (CRC\_CTRL1) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return 0. Writes have no effect.
0	PWDN	0	<b>Power Down.</b> When set, CRC module is put in power-down mode
		1	CRC is not in power-down mode
		1	CRC is in power-down mode

### 14.4.3 CRC Global Control Register 2 (CRC\_CTRL2)

**Figure 14-11. CRC Global Control Register 2 (CRC\_CTRL2) [offset = 10h]**

31	Reserved								16
	R-0								
15	Reserved								9 8
	R-0								
7	5	4	3	2	1	0			
Reserved	CH1_TRACEEN	Reserved	Reserved	CH1_MODE					
R-0	R/WP-0	R-0	R-0	R/WP-0					

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 14-7. CRC Global Control Register 2 (CRC\_CTRL2) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reads return 0. Writes have no effect.
9-8	CH2_MODE	0	<b>Channel 2 Mode Selection</b> Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register.
		1h	AUTO Mode
		2h	Semi-CPU Mode
		3h	Full-CPU Mode
7-5	Reserved	0	Reads return 0. Writes have no effect.
4	CH1_TRACEEN	0	<b>Channel 1 Data Trace Enable.</b> When set, the channel is put into data trace mode. The channel snoops on the CPU Peripheral Bus Master, Flash, System RAM buses for any read transaction. Any read data on these buses is compressed by the PSA Signature Register. When suspend is on, the PSA Signature Register does not compress any read data on these buses.
		1	Data Trace disable
		1	Data Trace enable
3-2	Reserved	0	Reads return 0. Writes have no effect.
1-0	CH1_MODE	0	<b>Channel 1 Mode Selection</b> Data Capture mode. In this mode, the PSA Signature Register does not compress data when it is written. Any data written to PSA Signature Register is simply captured by PSA Signature Register without any compression. This mode can be used to plant seed value into the PSA register.
		1h	AUTO Mode
		2h	Semi-CPU Mode
		3h	Full-CPU Mode

#### 14.4.4 CRC Interrupt Enable Set Register (CRC\_INTS)

**Figure 14-12. CRC Interrupt Enable Set Register (CRC\_INTS) [offset = 18h]**

31	Reserved							16
R-0								
15	13	12	11	10	9	8		
Reserved		CH2_TIMEOUTENS	CH2_UNDERENS	CH2_OVERENS	CH2_CRCFAILENS	CH2_CCITENS		
R-0		R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		
7	5	4	3	2	1	0		
Reserved		CH1_TIMEOUTENS	CH1_UNDERENS	CH1_OVERENS	CH1_CRCFAILENS	CH1_CCITENS		
R-0		R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 14-8. CRC Interrupt Enable Set Register (CRC\_INTS) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reads return 0. Writes have no effect.
12	CH2_TIMEOUTENS		<b>Channel 2 Timeout Interrupt Enable Bit.</b> Writing a one to this bit enables the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
		0	User and Privileged mode (read): Timeout Interrupt disable
		1	Timeout Interrupt enable
			User and Privileged mode (write): Has no effect
11	CH2_UNDERENS		<b>Channel 2 Underrun Interrupt Enable Bit.</b> Writing a one to this bit enables the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
		0	User and Privileged mode (read): Underrun Interrupt disable
		1	Underrun Interrupt enable
			User and Privileged mode (write): Has no effect
10	CH2_OVERENS		<b>Channel 2 Overrun Interrupt Enable Bit.</b> Writing a one to this bit enables the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
		0	User and Privileged mode (read): Overrun Interrupt disable
		1	Overrun Interrupt enable
			User and Privileged mode (write): Has no effect

**Table 14-8. CRC Interrupt Enable Set Register (CRC\_INTS) Field Descriptions (continued)**

Bit	Field	Value	Description
9	CH2_CRCFAILENS		<p><b>Channel 2 CRC Fail Interrupt Enable Bit.</b> Writing a one to this bit enables the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).</p> <p>User and Privileged mode (read):</p> <ul style="list-style-type: none"> <li>0 CRC Fail Interrupt disable</li> <li>1 CRC Fail Interrupt enable</li> </ul>
		0	User and Privileged mode (write):
		1	<ul style="list-style-type: none"> <li>Has no effect</li> <li>CRC Fail Interrupt enable</li> </ul>
8	CH2_CCITENS		<p><b>Channel 2 Compression Complete Interrupt Enable Bit.</b> Writing a one to this bit enables the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).</p> <p>User and Privileged mode (read):</p> <ul style="list-style-type: none"> <li>0 Compression Complete Interrupt disable</li> <li>1 Compression Complete Interrupt enable</li> </ul>
		0	User and Privileged mode (write):
		1	<ul style="list-style-type: none"> <li>Has no effect</li> <li>Compression Complete Interrupt enable</li> </ul>
7-5	Reserved	0	Reads return 0. Writes have no effect.
4	CH1_TIMEOUTENS		<p><b>Channel 1 Timeout Interrupt Enable Bit.</b> Writing a one to this bit enables the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).</p> <p>User and Privileged mode (read):</p> <ul style="list-style-type: none"> <li>0 Timeout Interrupt disable</li> <li>1 Timeout Interrupt enable</li> </ul>
		0	User and Privileged mode (write):
		1	<ul style="list-style-type: none"> <li>Has no effect</li> <li>Timeout Interrupt enable</li> </ul>
3	CH1_UNDERENS		<p><b>Channel 1 Underrun Interrupt Enable Bit.</b> Writing a one to this bit enables the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).</p> <p>User and Privileged mode (read):</p> <ul style="list-style-type: none"> <li>0 Underrun Interrupt disable</li> <li>1 Underrun Interrupt enable</li> </ul>
		0	User and Privileged mode (write):
		1	<ul style="list-style-type: none"> <li>Has no effect</li> <li>Underrun Interrupt enable</li> </ul>
2	CH1_OVERENS		<p><b>Channel 1 Overrun Interrupt Enable Bit.</b> Writing a one to this bit enables the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).</p> <p>User and Privileged mode (read):</p> <ul style="list-style-type: none"> <li>0 Overrun Interrupt disable</li> <li>1 Overrun Interrupt enable</li> </ul>
		0	User and Privileged mode (write):
		1	<ul style="list-style-type: none"> <li>Has no effect</li> <li>Overrun Interrupt enable</li> </ul>

**Table 14-8. CRC Interrupt Enable Set Register (CRC\_INTS) Field Descriptions (continued)**

Bit	Field	Value	Description
1	CH1_CRCFAILENS		<b>Channel 1 CRC Fail Interrupt Enable Bit.</b> Writing a one to this bit enables the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 CRC Fail Interrupt disable 1 CRC Fail Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 CRC Fail Interrupt enable
0	CH1_CCITENS		<b>Channel 1 Compression Complete Interrupt Enable Bit.</b> Writing a one to this bit enables the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 Compression Complete Interrupt disable 1 Compression Complete Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Compression Complete Interrupt enable

#### 14.4.5 CRC Interrupt Enable Reset Register (CRC\_INTR)

**Figure 14-13. CRC Interrupt Enable Reset Register (CRC\_INTR) [offset = 20h]**

31	Reserved							16
R-0								
15	13	12	11	10	9	8		
Reserved		CH2_TIMEOUTENR	CH2_UNDERENR	CH2_OVERENR	CH2_CRCFAILNR	CH2_CCITENR		
R-0		R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		
7	5	4	3	2	1	0		
Reserved		CH1_TIMEOUTENR	CH1_UNDERENR	CH1_OVERENR	CH1_CRCFAILNR	CH1_CCITENR		
R-0		R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 14-9. CRC Interrupt Enable Reset Register (CRC\_INTR) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reads return 0. Writes have no effect.
12	CH2_TIMEOUTENR		<b>Channel 2 Timeout Interrupt Enable Bit.</b> Writing a one to this bit disables the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
		0	User and Privileged mode (read): Timeout Interrupt disable
		1	Timeout Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Timeout Interrupt disable
11	CH2_UNDERENR		<b>Channel 2 Underrun Interrupt Enable Bit.</b> Writing a one to this bit disables the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
		0	User and Privileged mode (read): Underrun Interrupt disable
		1	Underrun Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Underrun Interrupt disable
10	CH2_OVERENR		<b>Channel 2 Overrun Interrupt Enable Bit.</b> Writing a one to this bit disables the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
		0	User and Privileged mode (read): Overrun Interrupt disable
		1	Overrun Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Overrun Interrupt disable

**Table 14-9. CRC Interrupt Enable Reset Register (CRC\_INTR) Field Descriptions (continued)**

Bit	Field	Value	Description
9	CH2_CRCFAILENR	0	<b>Channel 2 CRC Fail Interrupt Enable Bit.</b> Writing a one to this bit disables the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 CRC Fail Interrupt disable 1 CRC Fail Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 CRC Fail Interrupt disable
		1	User and Privileged mode (write): 0 Has no effect 1 Compression Complete Interrupt disable
8	CH2_CCITENR	0	<b>Channel 2 Compression Complete Interrupt Enable Bit.</b> Writing a one to this bit disables the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 Compression Complete Interrupt disable 1 Compression Complete Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Compression Complete Interrupt disable
7-5	Reserved	0	Reads return 0. Writes have no effect.
4	CH1_TIMEOUTENR	0	<b>Channel 1 Timeout Interrupt Enable Bit.</b> Writing a one to this bit disables the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 Timeout Interrupt disable 1 Timeout Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Timeout Interrupt disable
		1	<b>Channel 1 Underrun Interrupt Enable Bit.</b> Writing a one to this bit disables the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 Underrun Interrupt disable 1 Underrun Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Underrun Interrupt disable
3	CH1_UNDERENR	0	<b>Channel 1 Underrun Interrupt Enable Bit.</b> Writing a one to this bit disables the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 Underrun Interrupt disable 1 Underrun Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Underrun Interrupt disable
		1	<b>Channel 1 Overrun Interrupt Enable Bit.</b> Writing a one to this bit disables the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 Overrun Interrupt disable 1 Overrun Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Overrun Interrupt disable
2	CH1_OVERENR	0	<b>Channel 1 Overrun Interrupt Enable Bit.</b> Writing a one to this bit disables the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 Overrun Interrupt disable 1 Overrun Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Overrun Interrupt disable
		1	

**Table 14-9. CRC Interrupt Enable Reset Register (CRC\_INTR) Field Descriptions (continued)**

Bit	Field	Value	Description
1	CH1_CRCFAILENR	0	<b>Channel 1 CRC Fail Interrupt Enable Bit.</b> Writing a one to this bit disables the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 CRC Fail Interrupt disable 1 CRC Fail Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 CRC Fail Interrupt disable
		1	<b>Channel 1 Compression Complete Interrupt Enable Bit.</b> Writing a one to this bit disables the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable). User and Privileged mode (read): 0 Compression Complete Interrupt disable 1 Compression Complete Interrupt enable
			User and Privileged mode (write): 0 Has no effect 1 Compression Complete Interrupt disable

#### 14.4.6 CRC Interrupt Status Register (CRC\_STATUS)

**Figure 14-14. CRC Interrupt Status Register (CRC\_STATUS) [offset = 28h]**

31	Reserved							16
R-0								
15	13	12	11	10	9	8		
Reserved		CH2_TIMEOUT	CH2_UNDER	CH2_OVER	CH2_CRCFAIL	CH2_CCIT		
R-0		R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		
7	5	4	3	2	1	0		
Reserved		CH1_TIMEOUT	CH1_UNDER	CH1_OVER	CH1_CRCFAIL	CH1_CCIT		
R-0		R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset


**Table 14-10. CRC Interrupt Status Register (CRC\_STATUS) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reads return 0. Writes have no effect.
12	CH2_TIMEOUT	0	<b>Channel 2 CRC Timeout Status Flag.</b> This bit is cleared by writing a '1' to it only. Writing '0' has no effect. This bit is set in both AUTO and Semi-CPU mode
		1	No timeout interrupt is active
		1	Timeout interrupt is active
11	CH2_UNDER	0	<b>Channel 2 CRC Underrun Status Flag.</b> This bit is cleared by writing a '1' to it only. Writing '0' has no effect. This bit is set in AUTO mode only.
		0	No Underrun Interrupt is active
		1	Underrun Interrupt is active
10	CH2_OVER	0	<b>Channel 2 CRC Overrun Status Flag.</b> This bit is cleared by writing a '1' to it only. Writing '0' has no effect. This bit is set in either AUTO or Semi-CPU mode.
		0	No Overrun Interrupt is active
		1	Overrun Interrupt is active
9	CH2_CRCFAIL	0	<b>Channel 2 CRC Compare Fail Status Flag.</b> This bit is cleared by writing a '1' to it only. Writing '0' has no effect. This bit is set in AUTO mode only.
		0	No CRC Fail Interrupt is active
		1	CRC Fail Interrupt is active
8	CH2_CCIT	0	<b>Channel 2 CRC Pattern Compression Complete Status Flag.</b> This bit is cleared by writing a '1' to it only. Writing '0' has no effect. This bit is only set in Semi-CPU mode.
		0	Has no effect
		1	Compression Complete Interrupt disable
7-5	Reserved	0	Reads return 0. Writes have no effect.
4	CH1_TIMEOUT	0	<b>Channel 1 CRC Timeout Status Flag.</b> Writing a one to this bit enable the timeout interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
		0	Has no effect
		1	Timeout Interrupt disable
3	CH1_UNDER	0	<b>Channel 1 Underrun Interrupt Enable Bit.</b> Writing a one to this bit disable the underrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
		0	Has no effect
		1	Underrun Interrupt disable
2	CH1_OVER	0	<b>Channel 1 Overrun Interrupt Enable Bit.</b> Writing a one to this bit disable the overrun interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
		0	Has no effect
		1	Overrun Interrupt disable

**Table 14-10. CRC Interrupt Status Register (CRC\_STATUS) Field Descriptions (continued)**

Bit	Field	Value	Description
1	CH1_CRCFAIL	0 1	<b>Channel 1 CRC Fail Interrupt Enable Bit.</b> Writing a one to this bit disable the CRC fail interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
			Has no effect CRC Fail Interrupt disable
0	CH1_CCIT	0 1	<b>Channel 1 CRC Pattern Compression Complete Status Flag.</b> Writing a one to this bit disable the Compression Complete interrupt. Writing a zero has no effect. Reading from this bit gives the status (interrupt enable/disable).
			Has no effect Compression Complete Interrupt disable

#### 14.4.7 CRC Interrupt Offset (CRC\_INT\_OFFSET\_REG)

**Figure 14-15. CRC Interrupt Offset (CRC\_INT\_OFFSET\_REG) [offset = 30h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-11. CRC Interrupt Offset (CRC\_INT\_OFFSET\_REG) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reads return 0. Writes have no effect.
7-0	OFSTREG	0	<b>CRC Interrupt Offset.</b> This register indicates the highest priority pending interrupt vector address. Reading the offset register automatically clears the respective interrupt flag.
		0	Phantom
		1h	Ch1 CRC Fail
		2h	Ch2 CRC Fail
		3h-8h	Reserved
		9h	Ch1 Compression Complete
		Ah	Ch2 Compression Complete
		Bh-10h	Reserved
		11h	Ch1 Overrun
		12h	Ch2 Overrun
		13h-18h	Reserved
		19h	Ch1 Underrun
		1Ah	Ch2 Underrun
		1Bh-20h	Reserved
		21h	Ch1 Timeout
		22h	Ch2 Timeout
		23h-FFh	Reserved

#### 14.4.8 CRC Busy Register (CRC\_BUSY)

**Figure 14-16. CRC Busy Register (CRC\_BUSY) [offset = 38h]**

31	Reserved								16
R-0									
15	9	8	7	CH2_BUSY	Reserved	1	0	CH1_BUSY	
R-0	R-0	R-0	R-0	R-0	R-0			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-12. CRC Busy Register (CRC\_BUSY) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reads return 0. Writes have no effect.
8	CH2_BUSY		<b>CH2_BUSY.</b> During AUTO or Semi-CPU mode, the busy flag is set when the first data pattern of the block is compressed and remains set until the last data pattern of the block is compressed. The flag is cleared when the last data pattern of the block is compressed.
7-1	Reserved	0	Reads return 0. Writes have no effect.
0	CH1_BUSY		<b>CH1_BUSY.</b> During AUTO or Semi-CPU mode, the busy flag is set when the first data pattern of the block is compressed and remains set until the last data pattern of the block is compressed. The flag is cleared when the last data pattern of the block is compressed.

#### 14.4.9 CRC Pattern Counter Preload Register 1 (CRC\_PCOUNT\_REG1)

**Figure 14-17. CRC Pattern Counter Preload Register 1 (CRC\_PCOUNT\_REG1) [offset = 40h]**

31	Reserved								20	19	16
R-0											
15	CRC_PAT_COUNT1										0
		R/W-0									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-13. CRC Pattern Counter Preload Register 1 (CRC\_PCOUNT\_REG1) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Reads return 0. Writes have no effect.
19-0	CRC_PAT_COUNT1		<b>Channel 1 Pattern Counter Preload Register.</b> This register contains the number of data patterns in one sector to be compressed before a CRC is performed.

#### 14.4.10 CRC Sector Counter Preload Register 1 (CRC\_SCOUNT\_REG1)

**Figure 14-18. CRC Sector Counter Preload Register 1 (CRC\_SCOUNT\_REG1) [offset = 44h]**

31	Reserved	16
	R-0	
15	CRC_SEC_COUNT1	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-14. CRC Sector Counter Preload Register 1 (CRC\_SCOUNT\_REG1) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return 0. Writes have no effect.
15-0	CRC_SEC_COUNT1		<b>Channel 1 Sector Counter Preload Register.</b> This register contains the number of sectors in one block of memory.

#### 14.4.11 CRC Current Sector Register 1 (CRC\_CURSEC\_REG1)

**Figure 14-19. CRC Current Sector Preload Register 1 (CRC\_CURSEC\_REG1) [offset = 48h]**

31	Reserved	16
	R-0	
15	CRC_CURSEC1	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-15. CRC Current Sector Register 1 (CRC\_CURSEC\_REG1) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return 0. Writes have no effect.
15-0	CRC_CURSEC1		<b>Channel 1 Current Sector ID Register.</b> In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated. The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erroneous sector number. In Semi-CPU mode, this register is used to indicate the sector number for which the compression complete has last happened.

#### 14.4.12 CRC Channel 1 Watchdog Timeout Preload Register A (CRC\_WDTOPLD1)

**Figure 14-20. CRC Channel 1 Watchdog Timeout Preload Register A (CRC\_WDTOPLD1) [offset = 4Ch]**

31	24	23	16
Reserved			CRC_WDTOPLD1
R-0			R/W-0
15	0		0
CRC_WDTOPLD1			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-16. CRC Channel 1 Watchdog Timeout Preload Register A (CRC\_WDTOPLD1) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reads return 0. Writes have no effect.
23-0	CRC_WDTOPLD1		<b>Channel 1 Watchdog Timeout Counter Preload Register.</b> This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns. In Semi-CPU mode, this register is used to indicate the sector number for which the compression complete has last happened.

#### 14.4.13 CRC Channel 1 Block Complete Timeout Preload Register B (CRC\_BCTOPLD1)

**Figure 14-21. CRC Channel 1 Block Complete Timeout Preload Register B (CRC\_BCTOPLD1) [offset = 50h]**

31	24	23	16
Reserved			CRC_BCTOPLD1
R-0			R/W-0
15	0		0
CRC_BCTOPLD1			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-17. CRC Channel 1 Block Complete Timeout Preload Register B (CRC\_BCTOPLD1) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reads return 0. Writes have no effect.
23-0	CRC_BCTOPLD1		<b>Channel 1 Block Complete Timeout Counter Preload Register.</b> This register contains the number of clock cycles within which the CRC for an entire block needs to complete before a timeout interrupt is generated.

#### 14.4.14 Channel 1 PSA Signature Low Register (PSA\_SIGREGL1)

**Figure 14-22. Channel 1 PSA Signature Low Register (PSA\_SIGREGL1) [offset = 60h]**

31	PSASIG1	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-18. Channel 1 PSA Signature Low Register (PSA\_SIGREGL1) Field Descriptions**

Bit	Field	Description
31-0	PSASIG1	<b>Channel 1 PSA Signature Low Register.</b> This register contains the value stored at PSASIG1[31:0] register.

#### 14.4.15 Channel 1 PSA Signature High Register (PSA\_SIGREGH1)

**Figure 14-23. Channel 1 PSA Signature High Register (PSA\_SIGREGH1) [offset = 64h]**

31	PSASIG1	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-19. Channel 1 PSA Signature High Register (PSA\_SIGREGH1) Field Descriptions**

Bit	Field	Description
31-0	PSASIG1	<b>Channel 1 PSA Signature High Register.</b> This register contains the value stored at PSASIG1[63:32] register.

#### 14.4.16 Channel 1 CRC Value Low Register (CRC\_REGL1)

**Figure 14-24. Channel 1 CRC Value Low Register (CRC\_REGL1) [offset = 68h]**

31	CRC1	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-20. Channel 1 CRC Value Low Register (CRC\_REGL1) Field Descriptions**

Bit	Field	Description
31-0	CRC1	<b>Channel 1 CRC Value Low Register.</b> This register contains the current known good signature value stored at CRC1[31:0] register.

#### 14.4.17 Channel 1 CRC Value High Register (CRC\_REGH1)

**Figure 14-25. Channel 1 CRC Value High Register (CRC\_REGH1) [offset = 6Ch]**

31	CRC1	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-21. Channel 1 CRC Value High Register (CRC\_REGH1) Field Descriptions**

Bit	Field	Description
31-0	CRC1	<b>Channel 1 CRC Value Low Register.</b> This register contains the current known good signature value stored at CRC1[63:32] register.

#### 14.4.18 Channel 1 PSA Sector Signature Low Register (PSA\_SECSIGREGL1)

**Figure 14-26. Channel 1 PSA Sector Signature Low Register (PSA\_SECSIGREGL1) [offset = 70h]**

31	PSASECSIG1	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 14-22. Channel 1 PSA Sector Signature Low Register (PSA\_SECSIGREGL1) Field Descriptions**

Bit	Field	Description
31-0	PSASECSIG1	<b>Channel 1 PSA Sector Signature Low Register.</b> This register contains the value stored at PSASECSIG1[31:0] register.

#### 14.4.19 Channel 1 PSA Sector Signature High Register (PSA\_SECSIGREGH1)

**Figure 14-27. Channel 1 PSA Sector Signature High Register (PSA\_SECSIGREGH1) [offset = 74h]**

31	PSASECSIG1	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 14-23. Channel 1 PSA Sector Signature High Register (PSA\_SECSIGREGH1) Field Descriptions**

Bit	Field	Description
31-0	PSASECSIG1	<b>Channel 1 PSA Sector Signature High Register.</b> This register contains the value stored at PSASECSIG1[63:32] register.

#### 14.4.20 Channel 1 Raw Data Low Register (RAW\_DATAREGL1)

**Figure 14-28. Channel 1 Raw Data Low Register (RAW\_DATAREGL1) [offset = 78h]**

31	RAW_DATA1	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 14-24. Channel 1 Raw Data Low Register (RAW\_DATAREGL1) Field Descriptions**

Bit	Field	Description
31-0	RAW_DATA1	<b>Channel 1 Raw Data Low Register.</b> This register contains bits 31:0 of the uncompressed raw data.

#### 14.4.21 Channel 1 Raw Data High Register (RAW\_DATAREGH1)

**Figure 14-29. Channel 1 Raw Data High Register (RAW\_DATAREGH1) [offset = 7Ch]**

31	RAW_DATA1	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 14-25. Channel 1 Raw Data High Register (RAW\_DATAREGH1) Field Descriptions**

Bit	Field	Description
31-0	RAW_DATA1	<b>Channel 1 Raw Data High Register.</b> This register contains bits 63:32 of the uncompressed raw data.

#### 14.4.22 CRC Pattern Counter Preload Register 2 (CRC\_PCOUNT\_REG2)

**Figure 14-30. CRC Pattern Counter Preload Register 2 (CRC\_PCOUNT\_REG2) [offset = 80h]**

31	Reserved	18      19      16
	R-0	R/W-0
15	CRC_PAT_COUNT2	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-26. CRC Pattern Counter Preload Register 2 (CRC\_PCOUNT\_REG2) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Reads return 0. Writes have no effect.
19-0	CRC_PAT_COUNT2		<b>Channel 2 Pattern Counter Preload Register.</b> This register contains the number of data patterns in one sector to be compressed before a CRC is performed.

#### 14.4.23 CRC Sector Counter Preload Register 2 (CRC\_SCOUNT\_REG2)

**Figure 14-31. CRC Sector Counter Preload Register 2 (CRC\_SCOUNT\_REG2) [offset = 84h]**

31	Reserved	16
	R-0	
15	CRC_SEC_COUNT2	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-27. CRC Sector Counter Preload Register 2 (CRC\_SCOUNT\_REG2) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return 0. Writes have no effect.
15-0	CRC_SEC_COUNT2		<b>Channel 2 Sector Counter Preload Register.</b> This register contains the number of sectors in one block of memory.

#### 14.4.24 CRC Current Sector Register 2 (CRC\_CURSEC\_REG2)

**Figure 14-32. CRC Current Sector Register 2 (CRC\_CURSEC\_REG2) [offset = 88h]**

31	Reserved	16
	R-0	
15	CRC_CURSEC2	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-28. CRC Current Sector Register 2 (CRC\_CURSEC\_REG2) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return 0. Writes have no effect.
15-0	CRC_CURSEC2		<b>Channel 2 Current Sector ID Register.</b> In AUTO mode, this register contains the current sector number of which the signature verification fails. The sector counter is a free running up counter. When a sector fails, the erroneous sector number is logged into current sector ID register and the CRC fail interrupt is generated. The sector ID register is frozen until it is read and the CRC fail status bit is cleared by CPU. While it is frozen, it does not capture another erroneous sector number. When this condition happens, an overrun interrupt is generated instead. Once the register is read and the CRC fail interrupt flag is cleared it can capture new erroneous sector number. In Semi-CPU mode, this register is used to indicate the sector number for which the compression complete has last happened.

#### 14.4.25 CRC Channel 2 Watchdog Timeout Preload Register A (CRC\_WDTOPLD2)

**Figure 14-33. CRC Channel 2 Watchdog Timeout Preload Register A (CRC\_WDTOPLD2) [offset = 8Ch]**

31	24	23	16
Reserved		CRC_WDTOPLD2	
R-0		R/W-0	

15	0
CRC_WDTOPLD2	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-29. CRC Channel 2 Watchdog Timeout Preload Register A (CRC\_WDTOPLD2) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reads return 0. Writes have no effect.
23-0	CRC_WDTOPLD2		<b>Channel 2 Watchdog Timeout Counter Preload Register.</b> This register contains the number of clock cycles within which the DMA must transfer the next block of data patterns. In Semi-CPU mode, this register is used to indicate the sector number for which the compression complete has last happened.

#### 14.4.26 CRC Channel 2 Block Complete Timeout Preload Register B (CRC\_BCTOPLD2)

**Figure 14-34. CRC Channel 2 Block Complete Timeout Preload Register B (CRC\_BCTOPLD2) [offset = 90h]**

31	24	23	16
Reserved		CRC_BCTOPLD2	
R-0		R/W-0	

15	0
CRC_BCTOPLD2	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-30. CRC Channel 2 Block Complete Timeout Preload Register B (CRC\_BCTOPLD2) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reads return 0. Writes have no effect.
23-0	CRC_BCTOPLD2		<b>Channel 2 Block Complete Timeout Counter Preload Register.</b> This register contains the number of clock cycles within which the CRC for an entire block needs to complete before a timeout interrupt is generated.

#### 14.4.27 Channel 2 PSA Signature Low Register (PSA\_SIGREGL2)

**Figure 14-35. Channel 2 PSA Signature Low Register (PSA\_SIGREGL2) [offset = A0h]**

31	PSASIG2	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-31. Channel 2 PSA Signature Low Register (PSA\_SIGREGL2) Field Descriptions**

Bit	Field	Description
31-0	PSASIG2	<b>Channel 2 PSA Signature Low Register.</b> This register contains the value stored at PSASIG2[31:0] register.

#### 14.4.28 Channel 2 PSA Signature High Register (PSA\_SIGREGH2)

**Figure 14-36. Channel 2 PSA Signature High Register (PSA\_SIGREGH2) [offset = A4h]**

31	PSASIG2	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-32. Channel 2 PSA Signature High Register (PSA\_SIGREGH2) Field Descriptions**

Bit	Field	Description
31-0	PSASIG2	<b>Channel 2 PSA Signature High Register.</b> This register contains the value stored at PSASIG2[63:32] register.

#### 14.4.29 Channel 2 CRC Value Low Register (CRC\_REGL2)

**Figure 14-37. Channel 2 CRC Value Low Register (CRC\_REGL2) [offset = A8h]**

31	CRC2	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-33. Channel 2 CRC Value Low Register (CRC\_REGL2) Field Descriptions**

Bit	Field	Description
31-0	CRC2	<b>Channel 2 CRC Value Low Register.</b> This register contains the current known good signature value stored at CRC2[31:0] register.

#### 14.4.30 Channel 2 CRC Value High Register (CRC\_REGH2)

**Figure 14-38. Channel 2 CRC Value High Register (CRC\_REGH2) [offset = ACh]**

31	CRC2	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-34. Channel 2 CRC Value High Register (CRC\_REGH2) Field Descriptions**

Bit	Field	Description
31-0	CRC2	<b>Channel 2 CRC Value High Register.</b> This register contains the current known good signature value stored at CRC2[63:32] register.

#### 14.4.31 Channel 2 PSA Sector Signature Low Register (PSA\_SECSIGREGL2)

**Figure 14-39. Channel 2 PSA Sector Signature Low Register (PSA\_SECSIGREGL2) [offset = B0h]**

31	PSASECSIG2	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 14-35. Channel 2 PSA Sector Signature Low Register (PSA\_SECSIGREGL2) Field Descriptions**

Bit	Field	Description
31-0	PSASECSIG2	<b>Channel 2 PSA Sector Signature Low Register.</b> This register contains the value stored at PSASECSIG2[31:0] register.

#### 14.4.32 Channel 2 PSA Sector Signature High Register (PSA\_SECSIGREGH2)

**Figure 14-40. Channel 2 PSA Sector Signature High Register (PSA\_SECSIGREGH2) [offset = B4h]**

31	PSASECSIG2	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 14-36. Channel 2 PSA Sector Signature High Register (PSA\_SECSIGREGH2) Field Descriptions**

Bit	Field	Description
31-0	PSASECSIG2	<b>Channel 2 PSA Sector Signature High Register.</b> This register contains the value stored at PSASECSIG2[63:32] register.

#### 14.4.33 Channel 2 Raw Data Low Register (RAW\_DATAREGL2)

**Figure 14-41. Channel 2 Raw Data Low Register (RAW\_DATAREGL2) [offset = B8h]**

31	RAW_DATA2	0
R-0		

LEGEND: R = Read only; -n = value after reset

**Table 14-37. Channel 2 Raw Data Low Register (RAW\_DATAREGL2) Field Descriptions**

Bit	Field	Description
31-0	RAW_DATA2	<b>Channel 2 Raw Data Low Register.</b> This register contains bits 31:0 of the uncompressed raw data..

#### 14.4.34 Channel 2 Raw Data High Register (RAW\_DATAREGH2)

**Figure 14-42. Channel 2 Raw Data High Register (RAW\_DATAREGH2) [offset = BCh]**

31	RAW_DATA2	0
R-0		

LEGEND: R = Read only; -n = value after reset

**Table 14-38. Channel 2 Raw Data High Register (RAW\_DATAREGH2) Field Descriptions**

Bit	Field	Description
31-0	RAW_DATA2	<b>Channel 2 Raw Data High Register.</b> This register contains bits 63:32 of the uncompressed raw data..

#### 14.4.35 Data Bus Selection Register (CRC\_TRACE\_BUS\_SEL)

**Figure 14-43. Data Bus Selection Register (CRC\_TRACE\_BUS\_SEL) [offset = 140h]**

31	Reserved	R-0	16
15	Reserved	R-0	3      2      1      0 R/W-1    R/W-1    R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-39. Data Bus Selection Register Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reads return 0. Writes have no effect.
2	MEn	0	Enable/disables the tracing of Peripheral Bus Master
		1	Tracing of Peripheral Bus Master has been disabled
		1	Tracing of Peripheral Bus Master has been enabled
1	DTCMEn	0	Enable/disables the tracing of data TCM
		1	Tracing of System Odd and Even RAM buses have been disabled
		1	Tracing of System Odd and Even RAM buses have been enabled
0	ITCMEEn	0	Enable/disables the tracing of instruction TCM
		1	Tracing of Flash data bus has been disabled
		1	Tracing of Flash data bus has been enabled

## ***Vectored Interrupt Manager (VIM) Module***

This chapter describes the behavior of the vectored interrupt manager (VIM) module of the device family.

Topic	Page
15.1 Overview .....	504
15.2 Device Level Interrupt Management .....	505
15.3 Interrupt Handling Inside VIM .....	507
15.4 Interrupt Vector Table (VIM RAM) .....	511
15.5 VIM Wakeup Interrupt .....	514
15.6 Capture Event Sources .....	515
15.7 Examples .....	515
15.8 Registers .....	518

## 15.1 Overview

The vectored interrupt manager (VIM) provides hardware assistance for prioritizing and controlling the many interrupt sources present on a device. Interrupts are caused by events outside of the normal flow of program execution. Normally, these events require a timely response from the central processing unit (CPU); therefore, when an interrupt occurs, the CPU switches execution from the normal program flow to an interrupt service routine (ISR).


The VIM module has the following features:

- Supports 95 interrupt channels, in both register vectored interrupt and hardware vectored interrupt mode.
  - Provides IRQ vector directly to the CPU VIC port
  - Provides FIQ/IRQ vector through registers
  - Provides programmable priority and enable for interrupt request lines
- Provides a direct hardware dispatch mechanism for fastest IRQ dispatch.
- Provides two software dispatch mechanisms for backward compatibility with earlier generation of TI processors.
  - Index interrupt
  - Register vectored interrupt
- Parity protected vector interrupt table against soft errors.

## 15.2 Device Level Interrupt Management

A block diagram of device level interrupt handling is shown in [Figure 15-1](#). When an event occurs within a peripheral, the peripheral makes an interrupt request to the VIM. Then, VIM prioritizes the requests from peripherals and provides the address of the highest interrupt service routine (ISR) to the CPU. Finally, CPU starts executing the ISR instructions from that address in the ISR. [Section 15.2.1](#) through [Section 15.2.3](#) provide additional details about these three steps.

**Figure 15-1. Device Level Interrupt Block Diagram**



### 15.2.1 Interrupt Generation at the Peripheral

Interrupt generation begins when an event occurs within a peripheral module. Some examples of interrupt-capable events are expiration of a counter within a timer module, receipt of a character in a communications module, and completion of a conversion in an analog-to-digital converter (ADC) module. Some device peripherals are capable of requesting interrupts on more than one interrupt request line.

Interrupts are not always generated when an event occurs; the peripheral must make an interrupt request to the VIM based on the event occurrence. Typically, the peripheral contains:

- An interrupt flag bit for each event to signify the event occurrence.
- An interrupt enable bit to control whether the event occurrence causes an interrupt request to the VIM.

### 15.2.2 Interrupt Handling at the CPU

The ARM CPU provides two vectors for interrupt requests—fast interrupt requests (FIQs) and normal interrupt requests (IRQs). FIQs are higher priority than IRQs, and FIQ interrupts may interrupt IRQ interrupts.

---

**NOTE:** The FIQ implemented in Cortex-R4F is Non-Maskable Fast Interrupts (NMFI). Once FIQ is enabled (by clearing F bit in CPSR), it can NOT be disabled by setting F bit in CPSR. Only a reset or an FIQ will be able to set the F bit in CPSR. By hardware, Non Maskable FIQ are not reentrant.

---

After reset (power reset or warm reset), both FIQ and IRQ are disabled. The CPU may enable these interrupt request channels individually within the CPSR (Current Program Status Register); CPSR bits 6 and 7 must be cleared to enable the FIQ (bit 6) and IRQ (bit 7) interrupt requests at the CPU. CPSR is writable in privilege mode only. [Example 15-2](#) shows how to enable the IRQ and FIQ through CPSR.

When the CPU receives an interrupt request, the CPSR mode field changes to either FIQ or IRQ mode. When an IRQ interrupt is received, the CPU disables other IRQ interrupts by setting CPSR bit 7. When an FIQ interrupt is received, the CPU disables both IRQ and FIQ interrupts by setting CPSR bits 6 and 7.

A write of 1 to CPSR bit 7 disables the IRQ from CPU. However, a write of 1 to CPSR bit 6 leaves it unchanged. [Example 15-2](#) also shows how to disable the IRQ through CPSR.

### 15.2.3 Software Interrupt Handling Options

The device supports three different possibilities for software to handle interrupts

1. Index interrupts mode (compatible with TMS470R1x legacy code)

After the interrupt is received by the CPU, the CPU branches to 0x18 (IRQ) or 0x1C (FIQ) to execute the main ISR. The main ISR routine reads the offset register (IRQINDEX, FIQINDEX) to determine the source of the interrupt.

This mode is compatible with the TMS470R1x (CIM) module and provides the same interrupt registers. This mode could be used if legacy code needs to be reused, porting it from the TMS470R1x family. However, imported software will not benefit from the VIM improvements.

To port legacy software, the interrupt vector at 0x18 (IRQ) or 0x1C (FIQ) only needs to be a branch statement to a software interrupt table. The software interrupt table reads the pending interrupt from a vector offset register (FIQINDEX[7:0] for FIQ interrupts and IRQINDEX[7:0] for IRQ interrupts). All pending interrupts can be viewed in the INTREQ register. [Example 15-4](#) shows how to respond to FIQ with short latency in this mode.

2. Register vectored interrupts (automatically provide vector address to application)

Before enabling interrupts, the application software also has to initiate the interrupt vector table (VIM RAM).

Once the VIM receives an interrupt, it loads the address of ISR from interrupt vector table, and store it into the interrupt vector register (IRQVECREG for IRQ interrupt, FIQVECREG for FIQ interrupt).

After the interrupt is received by the CPU, the CPU executes the instruction placed at 0x18 or 0x1C (IRQ or FIQ vector) to load the address of ISR (interrupt vector) from the interrupt vector register.

[Example 15-3](#) illustrates the configuration for the exception vectors using this mode.

3. Hardware vectored interrupts (automatically dispatch to ISR, IRQ only)

Before enabling interrupts, the application software must initiate the interrupt vector table (VIM RAM) pointing to the ISR for each interrupt channel.

After the interrupt (IRQ) is received by the CPU, CPU reads the address of ISR directly from the interface with VIM (VIC port) instead of branching to 0x18. The CPU will branch directly to the ISR.

The hardware vectored interrupt behavior must be explicitly enabled by setting the vector enable (VE) bit in the CP15 R1 register. This bit resets to 0, so that the default state after reset is backward compatible to earlier ARM CPU. [Example 15-1](#) shows how to enable the hardware vectored interrupt.

---


**NOTE:** This mode is NOT available for FIQ.

---

### 15.3 Interrupt Handling Inside VIM

A block diagram of the interrupt handling inside VIM is shown in [Figure 15-2](#)


**Figure 15-2. VIM Interrupt Handling Block Diagram**



### 15.3.1 VIM Interrupt Channel Mapping

The VIM support 96 interrupt channels (including phantom interrupt). A block diagram of the VIM interrupt requests arrangement from peripheral modules to the interrupt channels, is provided in [Figure 15-3](#). Each interrupt channel(CHANx) has a corresponding mapping register bit field (CHANMAPx[6:0]). This mapping register determines which interrupt channel it maps each VIM interrupt request. With this scheme, the same request can be mapped to multiple channels. A lower numbered channel in each FIQ and IRQ has higher priority. The programmability of the VIM allows software to control the interrupt priority.

**Figure 15-3. VIM Channel Mapping**



**NOTE: CHAN95**

CHAN95 has no dedicated interrupt vector table entry. Therefore, CHAN95 shall NOT be remapped to other INT\_REQ (INT\_REQ95 is reserved at device level).

In the reset state, the VIM maps all of the interrupt requests in the system to their respective interrupt channels. [Figure 15-4](#) shows the default state following the reset.


[Figure 15-5](#) shows the VIM INT2 is remapped to both Channel 2 and 4, and INT3 is mapped to channel 3.

**NOTE:** By mapping INT2 to channel 2 and channel 4, and mapping INT3 to channel 3, it is possible for the software to change the priority dynamically by changing the ENABLE register (REQENASET and REQENACLR). When channel 2 is enabled, the priority is:


1. INT0
2. INT1
3. INT2
4. INT3

Disabling channel 2, the priority becomes:

1. INT0
2. INT1
3. INT3
4. INT2

**Figure 15-4. VIM in Default State**


**NOTE:** CHAN0 and CHAN1 are hardwired to INT\_REQ0 and INT\_REQ1, so they cannot be remapped.

**Figure 15-5. VIM in a Programmed State**



**NOTE:** CHAN0 and CHAN1 are hardwired to INT\_REQ0 and INT\_REQ1, so they cannot be remapped.

### 15.3.2 VIM Input Channel Management

As shown in [Figure 15-6](#), the VIM enables channels on a channel-by-channel basis (in the REQENASET and REQENACLR registers); unused channels may be masked to prevent spurious interrupts.

**NOTE:** The interrupt ENABLE register does not affect the value of INTREQ.

**Figure 15-6. Interrupt Channel Management**



By default, interrupt CHAN0 is mapped to ESM (Error Signal Module) high level interrupt and CHAN1 is reserved for other NMI. For safety reasons, these two channels are mapped to FIQ only and can **NOT** be disabled through ENABLE registers.

**NOTE: NMI Channel**

Channel 0 and channel 1 are not maskable by the REQENASET / REQENACLR bit and both channel are routed exclusively to FIQ/NMI request line (FIRQPR0 and FIRQPR1 have no effect).

The VIM prioritizes the received interrupts based upon a programmed prioritization scheme. The VIM can send two interrupt requests to the CPU simultaneously—one IRQ and one FIQ. If both interrupt types are enabled at the CPU level, then the FIQ has greater priority and is handled first. Each interrupt channel, except channel 0 and 1, can be assigned to send either an FIQ or IRQ request to the CPU (in the FIRQPR register).

The VIM provides a default prioritization scheme, which sends the lowest numbered active channel (in each FIQ and IRQ classes) to the CPU. Within the FIQ and IRQ classes of interrupts, the lowest channel has the highest priority interrupt. The channel number is programmable through register CHANMAPx.

After the VIM has generated the vector corresponding to the highest active IRQ, it updates the FIQINDEX or the IRQINDEX register, depending on the class of interrupt. Then, it accesses the interrupt vector table using the vector value to fetch the address of the corresponding ISR. If the request is an FIQ class interrupt, the address read from the interrupt vector table, is written to the FIQVECREG register. If the request is an IRQ class interrupt, the address is written to the IRQVECREG register and put on the VIC port of the CPU (in case of hardware vectored interrupt is enabled).

All of the interrupt registers are updated when a new high priority interrupt line becomes active.

#### 15.4 Interrupt Vector Table (VIM RAM)


Interrupt vector table stores the address of ISRs. During register vectored interrupt and hardware vectored interrupt, VIM accesses the interrupt vector table using the vector value to fetch the address of the corresponding ISR.

For safety reasons, the interrupt vector table has protection by parity to indicate corruption due to soft errors. The parity scheme is implemented as a continuous background check based on memory access. Section 15.4.1 through Section 15.4.4 describe how parity works in the interrupt vector table.

#### **15.4.1 Interrupt Vector Table Operation**

The interrupt vector table is organized in 96 words of 32 bits. 32-bit, 16-bit, and 8-bit accesses are supported (when parity is disabled). Figure 15-7 shows the interrupt memory mapping. The table base address is 0xFFFF82000.

**Figure 15-7. VIM Interrupt Address Memory Map**



**NOTE:** The interrupt vector table only has 96 entries, one phantom vector and 95 interrupt channels. Channel 95 does not have a dedicated vector and shall not be used.

There is one bit of parity per 32-bit ISR address. When a write is performed into the interrupt vector table, the parity is calculated for the 32-bit word and a parity bit is written into the corresponding parity region of interrupt vector table.

**NOTE:** Only 32-bit write/read access are allowed on interrupt vector table if parity is required. Non 32-bit access might result in parity errors.

When a read occurs from the CPU or VIM, the VIM calculates the parity from the data coming from the interrupt vector table and compares it to the parity stored in the table. The access of the data and the parity is performed in the same clock cycle.

If the parity bit does not match the calculated parity, a parity error is generated and the VIM stores the address of the error in the ADDERR register. The parity flag error (PARFLG) is set.

---

**NOTE:** The PARFLG register is only for bypassing the interrupt vector table in case of a parity fault. It should be used only to maintain the interrupt vector table bypassed. The checking of the parity fault should be done in the error signalling module (ESM) module where all parity errors are flagged.

---

Since the interrupt vector table may have an error, the FBPARERR register will provide to the VIC port, IRQVECREG and FIQVECREG, a fall-back address to an ISR that can restore the interrupt vector table content. The FBPARERR register should be set before initializing the interrupt in the interrupt vector table, to avoid branching to an unpredictable location.

The normal operation is restored when the PARFLG is cleared by the CPU. It is recommended to restore the content of the VIM before clearing the PARFLG.

The parity error signal is forwarded to the ESM.

#### 15.4.2 Enabling and Controlling the VIM Parity

The polarity of VIM parity is controlled by the DEVCR1 register in the system module (address 0xFFFFFFFDC). The parity enable is controlled by the PARCTL register. After reset, the parity is disabled.

Parity checking can be enabled by writing 0xA (1010b) in the PAREN[3:0] bit field of the PARCTL register. The default polarity is odd. The polarity can be changed to even by writing 5 (0101b) in the DEVPARSEL[3:0] bit field of the DEVCR1 register.


#### 15.4.3 Interrupt Vector Table Initialization

After reset, the interrupt vector table content, including the parity bits is not initialized. Therefore, the CPU need to initialize all of the interrupt addresses into the table, before enabling the corresponding interrupt channel. If parity is required, this initialization should be done after the parity functionality is enabled. In this way, the corresponding parity bit will be automatically updated. This initialization is only required when vectored interrupts are used, index interrupt management does not need the table to be initialized.

#### 15.4.4 Interrupt Vector Table Parity Testing

To test the parity checking mechanism, the parity RAM allows manual insertion of faults. This option is implemented by the test bit in the PARCTL register. Once the bit is set, the parity bits are mapped to 0xFFFF82400. After that, user can force faults into the parity bits. Finally, the parity error can be triggered by reading interrupt vector table (not parity bit) from VIM or CPU.

The interrupt vector table parity can also be verified by inserting faults into interrupt vector table. Once the VIM parity is disabled in system module, user can modify interrupt vector table without impacting the parity bit. After user re-enable interrupt vector table parity, the parity error can be triggered by reading interrupt vector table from VIM or CPU.


**Figure 15-8. Parity Bit Mapping**


## 15.5 VIM Wakeup Interrupt

The wakeup interrupts are used to come out of low power mode (LPM). Any interrupt requests can be used to wake up the device. After reset, all interrupt requests are set to wake up from LPM. However, the VIM can mask unwanted interrupt lines for wake-up by using the WAKEENASET and WAKEENACLR register. The value in REQENASET / REQENACLR does NOT impact the wakeup interrupt.

As shown in [Figure 15-9](#), the WAKEENASET and WAKEENACLR registers will enable/disable an interrupt for wake-up from lowpower mode. All wake-up interrupts are “ORed” into a single signal WAKE\_INT connected to the Global Clock Module.


**Figure 15-9. Detail of the IRQ Input**



## 15.6 Capture Event Sources

The VIM can select any of the 96 interrupt request to generate up to two capture events for the real-time interrupt (RTI) module (see [Figure 15-10](#)). The value in REQENASET / REQENACLR does NOT impact the capture event. Two registers ([Section 15.8.16](#)) are available, one for each capture event source.

**Figure 15-10. Capture Event Sources**



## 15.7 Examples

The following sections provide examples about the operation of the VIM.

### 15.7.1 Examples - Configure CPU To Receive Interrupts

[Example 15-1](#) shows how to set the vector enable (VE) bit in the CP15 R1 register to enable the hardware vector interrupt. [Example 15-2](#) shows how to enable/disable the IRQ and FIQ through CPSR. As a convention, the program who calls these subroutines shall preserve register R1 if needed. [Example 15-2](#) can ONLY run in privileged mode. However, in USER mode, the application software can force the program into software interrupt by instruction 'SWI'. Then, in the software interrupt service routine, user can write register SPSR, which is the copy of CPSR in this exception mode.

#### *Example 15-1. Enable Hardware Vector Interrupt (IRQ Only)*

```
_HW_Vec_Init
    MRC p15 ,#0 ,R1 ,c1 ,c0 ,#0
    ORR R1 ,R1 ,#0x01000000      ; Mask 0-31 bits except bit 24 in Sys
                                    ; Ctrl Reg of CORTEX-R4
    MCR p15 ,#0 ,R1 ,c1 ,c0 ,#0  ; Enable bit 24
    MOV PC, LR
```

**Example 15-2. Enable/Disable IRQ/FIQ through CPSR**

```

FIQENABLE .equ 0x40
IRQENABLE .equ 0x80
.....
_Enable_Fiq
    MRS R1, CPSR
    BIC R1, R1, #FIQENABLE
    MSR CPSR, R1
    MOV PC, LR
.....
_Disable_Irq
    MRS R1, CPSR
    ORR R1, R1, #IRQENABLE
    MSR CPSR, R1
    MOV PC, LR
.....
_Enable_Irq
    MRS R1, CPSR
    BIC R1, R1, #IRQENABLE
    MSR CPSR, R1
    MOV PC, LR

```

**15.7.2 Examples - Register Vector Interrupt and Index Interrupt Handling**

Example 15-3 shows the configuration for the exception vectors in Register Vector Interrupt handling. After the interrupt is received by the CPU, the CPU branches to 0x18 (IRQ) or 0x1C (FIQ). The instruction placed here should be *LDR PC, [PC,#-0x1B0]*. The pending ISR address is written into the corresponding vector register (IRQVECREG for IRQ, FIQVECREG for FIQ). The CPU reads the content of the register and branches to the ISR.

**Example 15-3. Exception Vector Configuration for VIM Vector**

```

.sect ".intvecs"
00000000h b _RESET           ; RESET interrupt
00000004h b _UNDEF_INST_INT ; UNDEFINED INSTRUCTION interrupt
00000008h b _SW_INT          ; SOFTWARE interrupt
0000000Ch b _ABORT_PREF_INT ; ABORT (PREFETCH) interrupt
00000010h b _ABORT_DATA_INT ; ABORT (DATA) interrupt
00000014h b #-8              ; Reserved
00000018h ldr pc,[pc,#-0x1B0] ; IRQ interrupt
0000001Ch ldr pc,[pc,#-0x1B0] ; FIQ interrupt

```

---

**NOTE:** Program Counter (PC) always points two instructions beyond the current executed instruction. In this case, PC equals to '0x18 or 0x1C + 0x08'. The *LDR* instruction load the memory at '*PC - 0x1B0*', which is '*0x18 or 0x1C + 0x08 - 0x1B0 = 0xFFFFE70* or *0xFFFFFE74*'. These are the address of IRQVECREG and FIQVECREG, which store the pending ISR address.

---

[Example 15-4](#) shows a fast response to the FIQ interrupt in Index Interrupt and can be applied to a system that has more than one channel assigned as a FIQ. It is built in Index Interrupt compatible with TMS470R1x legacy code.

#### **Example 15-4. How to Respond to FIQ With Short Latency**

```

.sect ".intvecs"           ; Interrupt and exception vector sector
00000000h b _RESET        ; RESET interrupt
00000004h b _UNDEF_INST_INT ; UNDEFINED INSTRUCTION interrupt
00000008h b _SW_INT       ; SOFTWARE interrupt
0000000Ch b _ABORT_PREF_INT ; ABORT (PREFETCH) interrupt
00000010h b _ABORT_DATA_INT ; ABORT (DATA) interrupt
00000014h b #-8           ; Reserved
00000018h b _IRQ_ENTRY_0   ; IRQ interrupt
;*****
; INTERRUPT PROCESSING AREA
;*****
0000001Ch ldrb R8, [PC,#-0x21d] ; FIQ INTERRUPT ENTRY
; R8 used to get the FIQ index
; with address pointer to the
; first FIQ banked register
00000020h ldr PC, [PC, R8, LSL#2] ; Branch to the indexed interrupt
; routine. The prefetch
; operation causes the PC to be 2
; words (8 bytes) ahead of the
; current instruction, so
; pointing to _INT_TABLE.
; Required due to pipeline.
;=====
; FIQ INTERRUPT DISPATCH
;=====
0000002Ch .word _FIQ_TABLE    ; beginning of FIQ Dispatch
00000030h .word _ISR1         ; dispatch to interrupt routine 1
00000034h .word _ISR2         ; dispatch to interrupt routine 2
.
.
```

Another way to improve the FIQ latency is to assign only one channel to the FIQ interrupt and to map the ISR code corresponding to this channel directly starting at 0x1C.

---

**NOTE:** When the CPU is in vector-enabled mode, [Example 15-3](#) and [Example 15-4](#) are still valid. The difference is that the CPU will not read from the 0x18 location during IRQ interrupt, but will jump directly to the corresponding ISR routine.

---

## 15.8 Registers

This section details the VIM module registers, summarized in [Table 15-1](#). A detailed description of each register and its bits is also provided.

Each register begins on a word boundary. All registers are 32-bit, 16-bit and 8-bit accessible for read and write. Write is only possible in privilege mode. The start address of the VIM module is FFFF FE00h. The parity related VIM registers are placed at FFFF FDECh~FFFF FDF8h.

**Table 15-1. VIM Control Register Summary**

Offset	Acronym	Register Description	Section
FFFF FDECh	PARFLG	Interrupt Vector Table Parity Flag Register	<a href="#">Section 15.8.1</a>
FFFF FDF0h	PARCTL	Interrupt Vector Table Parity Control Register	<a href="#">Section 15.8.2</a>
FFFF FDF4h	ADDERR	Address Parity Error Register	<a href="#">Section 15.8.3</a>
FFFF FDF8h	FBPARERR	Fall-Back Address Parity Error Register	<a href="#">Section 15.8.4</a>
FFFF FE00h	IRQINDEX	IRQ Index Offset Vector Register	<a href="#">Section 15.8.6</a>
FFFF FE04h	FIQINDEX	FIQ Index Offset Vector Register	<a href="#">Section 15.8.7</a>
FFFF FE08h-FFFF FE0Ch	Reserved	Reserved	
FFFF FE1Ch	Reserved	Reserved	
FFFF FE2Ch	Reserved	Reserved	
FFFF FE3Ch	Reserved	Reserved	
FFFF FE4Ch	Reserved	Reserved	
FFFF FE5Ch	Reserved	Reserved	
FFFF FE6Ch	Reserved	Reserved	
FFFF FE10h	FIRQPR0	FIQ/IRQ Program Control Register 0	<a href="#">Section 15.8.8</a>
FFFF FE14h	FIRQPR1	FIQ/IRQ Program Control Register 1	<a href="#">Section 15.8.8</a>
FFFF FE18h	FIRQPR2	FIQ/IRQ Program Control Register 2	<a href="#">Section 15.8.8</a>
FFFF FE20h	INTREQ0	Pending Interrupt Read Location Register 0	<a href="#">Section 15.8.9</a>
FFFF FE24h	INTREQ1	Pending Interrupt Read Location Register 1	<a href="#">Section 15.8.9</a>
FFFF FE28h	INTREQ2	Pending Interrupt Read Location Register 2	<a href="#">Section 15.8.9</a>
FFFF FE30h	REQENASET0	Interrupt Enable Set Register 0	<a href="#">Section 15.8.10</a>
FFFF FE34h	REQENASET1	Interrupt Enable Set Register 1	<a href="#">Section 15.8.10</a>
FFFF FE38h	REQENASET2	Interrupt Enable Set Register 2	<a href="#">Section 15.8.10</a>
FFFF FE40h	REQENACLR0	Interrupt Enable Clear Register 0	<a href="#">Section 15.8.11</a>
FFFF FE44h	REQENACLR1	Interrupt Enable Clear Register 1	<a href="#">Section 15.8.11</a>
FFFF FE48h	REQENACLR2	Interrupt Enable Clear Register 2	<a href="#">Section 15.8.11</a>
FFFF FE50h	WAKEENASET0	Wake-up Enable Set Register 0	<a href="#">Section 15.8.12</a>
FFFF FE54h	WAKEENASET1	Wake-up Enable Set Register 1	<a href="#">Section 15.8.12</a>
FFFF FE58h	WAKEENASET2	Wake-up Enable Set Register 2	<a href="#">Section 15.8.12</a>
FFFF FE60h	WAKEENACLR0	Wake-up Enable Clear Register 0	<a href="#">Section 15.8.13</a>
FFFF FE64h	WAKEENACLR1	Wake-up Enable Clear Register 1	<a href="#">Section 15.8.13</a>
FFFF FE68h	WAKEENACLR2	Wake-up Enable Clear Register 2	<a href="#">Section 15.8.13</a>
FFFF FE70h	IRQVECREG	IRQ Interrupt Vector Register	<a href="#">Section 15.8.14</a>
FFFF FE74h	FIQVECREG	FIQ Interrupt Vector Register	<a href="#">Section 15.8.15</a>
FFFF FE78h	CAPEVT	Capture Event Register	<a href="#">Section 15.8.16</a>
FFFF FE7Ch	Reserved	Reserved	
FFFF FE80h - FFFF FEDCh	CHANCTRL	VIM Interrupt Control Register	<a href="#">Section 15.8.17</a>

### 15.8.1 Interrupt Vector Table Parity Flag Register (PARFLG)

Figure 15-11 and Table 15-2 describe this register.

**Figure 15-11. Interrupt Vector Table Parity Flag Register (PARFLG) [Offset = FFFF FDECh]**

31	Reserved	R-0	16
15	Reserved	1	0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 15-2. Interrupt Vector Table Parity Flag Register (PARFLG) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Read returns 0. Writes have no effect.
0	PARFLG	0	The PARFLG indicates that a parity error has been found and that the Interrupt Vector Table is bypassed. The resulting vector of any IRQ/FRQ interrupt is then the value contained in the FBPARERR register until this bit has been cleared.  Read: No parity error has occurred. Write: A write to this bit has no effect.
		1	Read: A parity error has occurred and the Interrupt Vector Table is bypassed. Write: The PARFLG is cleared and the interrupt vector can be read from the Interrupt Vector Table.

### 15.8.2 Interrupt Vector Table Parity Control Register (PARCTL)

**Figure 15-12. Interrupt Vector Table Parity Control Register (PARCTL) [Offset = FFFF FDF0h]**

31	Reserved	R-0	16
15	9      8      7	4      3	0
	Reserved      TEST      Reserved	PAREN	R/WP-5h
	R-0      R/WP-0      R-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 15-3. Interrupt Vector Table Parity Control Register (PARCTL) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read returns 0. Writes have no effect.
8	TEST	0	This bit maps the parity bits into the Interrupt Vector Table frame to make them accessible by the CPU.  1 Parity bits are not memory mapped. Parity bits are memory mapped.
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	PAREN	5h All Others	VIM parity enable.  The VIM parity is disabled. The VIM parity is enabled.  <b>Note: To avoid soft error to disable VIM parity checking, it is recommended to write Ah to enable parity checking.</b>

### 15.8.3 Address Parity Error Register (ADDERR)

The address parity error register gives the address of the first parity error location.

---

**NOTE:** No computation is needed when reading the complete register to retrieve the address in the Interrupt Vector Table.

This register will never be reset by a power-on reset nor any other reset source.

---

**Figure 15-13. Address Parity Error Register (ADDERR) [Offset = FFFF FDF4h]**

31	Interrupt Vector Table offset								16
R-FFF8h									
15	Interrupt Vector Table offset		9	8	ADDERR			2	1 0
R-20h		R-x			Word offset			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-4. Address Parity Error Register (PARERR) Field Descriptions**

Bit	Field	Value	Description
31-9	Interrupt Vector Table offset		Interrupt Vector Table offset. Reads are always FF F820h; writes have no effect
8-2	ADDERR		Address parity error register. This register gives the address of the first encountered parity error since the flag has been clear. Subsequent parity errors will not update this register until the PARFLG register has been cleared. <b>Note: This register is valid only when PARFLG is set (see Section 15.8.1).</b>
1-0	Word offset		Word offset. Reads are always 0; writes have no effect.

### 15.8.4 Fall-Back Address Parity Error Register (FBPARERR)

This register provides a fall-back address to the VIM if a parity error has occurred in the Interrupt Vector Table. [Figure 15-14](#) and [Table 15-5](#) describe this register.

---

**NOTE:** This register will never be reset by a power-on reset nor any other reset source.

---

**Figure 15-14. Fall-Back Address Parity Error Register (FBPARERR) [Offset = FFFF FDF8h]**

31	FBPARERR								16	
R/WP-x										
15	FBPARERR		R/WP-x			0				

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; x = Indeterminate

**Table 15-5. Fall Back Address Parity Error Register (FBPARERR) Field Descriptions**

Bit	Field	Value	Description
31-0	FBPARERR	0xFFFF FFFF	Fall back address parity error. This register is used by the VIM if the Interrupt Vector Table has been corrupted. The contents of the IRQVECREG and FIQVECREG registers will reflect the value programmed in FBPARERR. The value provided to the VIC port will also reflect FBPARERR until the PARFLG register has been cleared. This register provides the address of the ISR that will restore the integrity of the Interrupt Vector Table.

### 15.8.5 VIM Offset Vector Registers

The VIM offset register provides the user with the numerical index value that represents the pending interrupt with the highest precedence. The register IRQINDEX holds the index to the highest priority IRQ interrupt; the register FIQINDEX holds the index to the highest priority FIQ interrupt. The index can be used to locate the interrupt routine in a dispatch table, as shown in [Table 15-6](#).

**Table 15-6. Interrupt Dispatch**

IRQINDEX / FIQINDEX Register Bit Field	Highest Priority Pending Interrupt Enabled
0x00	No interrupt
0x01	Channel 0
:	:
0x59	Channel 94
0x60	Channel 95

---

**NOTE:** Channel 95 has no dedicated interrupt vector table entry. Therefore, Channel 95 shall NOT be used in application.


---

The VIM offset registers are read only. They are updated continuously by the VIM. When an interrupt is serviced, the offset vectors show the index for the next highest pending interrupt or 0x0 if no interrupt is pending.

### 15.8.6 IRQ Index Offset Vector Register (IRQINDEX)

The IRQ offset register provides the user with the numerical index value that represents the pending IRQ interrupt with the highest priority. [Figure 15-15](#) and [Table 15-7](#) describe this register.

**Figure 15-15. IRQ Index Offset Vector Register (IRQINDEX) [Offset = FFFF FE00h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 15-7. IRQ Index Offset Vector Register (IRQINDEX) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	IRQINDEX	0-FFh	<b>IRQ index vector.</b> The least significant bits represent the index of the IRQ pending interrupt with the highest precedence, as shown in <a href="#">Table 15-6</a> . When no interrupts are pending, the least significant byte of IRQINDEX is 0.

### 15.8.7 FIQ Index Offset Vector Registers (FIQINDEX)

The FIQINDEX register provides the user with a numerical index value that represents the pending FIQ interrupt with the highest priority. [Figure 15-16](#) and [Table 15-8](#) describe this register.

**Figure 15-16. FIQ Index Offset Vector Register (FIQINDEX) [Offset = FFFF FE04h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-8. FIQ Index Offset Vector Register (FIQINDEX) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	FIQINDEX	0-FFh	<b>FIQ index offset vector.</b> The least significant bits represent the index of the FIQ pending interrupt with the highest precedence, as shown in <a href="#">Table 15-6</a> . When no interrupts are pending, the least significant byte of FIQINDEX is 0x00.

### 15.8.8 FIQ/IRQ Program Control Registers[0] (FIRQPR[0])

The FIQ/IRQ program control registers (FIRQPR[0]) determine whether a given interrupt request will be either FIQ or IRQ. [Figure 15-17](#), [Figure 15-18](#), [Figure 15-19](#) and [Table 15-9](#) describe these registers.


**NOTE:** Channel 0 and 1 are FIQ only, not impacted by this register.

**Figure 15-17. FIQ/IRQ Program Control Register 0 (FIRQPR0) [offset = FFFF FE10h]**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-18. FIQ/IRQ Program Control Register 1 (FIRQPR1) [offset = FFFF FE14h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-19. FIQ/IRQ Program Control Register 2 (FIRQPR2) [offset = FFFF FE18h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-9. FIQ/IRQ Program Control Registers[0] (FIRQPR[0]) Field Descriptions**

Bit	Field	Value	Description
95-2	FIRQPR[95:2]	0 1	<b>FIQ/IRQ program control bits.</b> These bits determine whether an interrupt request from a peripheral is of type FIQ or IRQ. Bit FIRQPRx[95:2] corresponds to request channel[95:2]. Interrupt request is of IRQ type. Interrupt request is of FIQ type.
1-0	Reserved	0	Read only. Writes have no effect.

### 15.8.9 Pending Interrupt Read Location Registers[0] (INTREQ[0])

The pending interrupt register gives the pending interrupt requests. The register is updated every vbus clock cycle. [Figure 15-20](#), [Figure 15-21](#), [Figure 15-22](#) and [Table 15-10](#) describe this register.

**Figure 15-20. Pending Interrupt Read Location Register 0 (INTREQ0) [offset = FFFF FE20h]**

31	INTREQ[31:16]	16
	R/WCP-0	
15	INTREQ[15:0]	0
	R/WCP-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-21. Pending Interrupt Read Location 1 (INTREQ1) Register [offset = FFFF FE24h]**

31	INTREQ[63:48]	16
	R/WCP-0	
15	INTREQ[47:32]	0
	R/WCP-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-22. Pending Interrupt Read Location 2 (INTREQ2) Register [offset = FFFF FE28h]**

31	INTREQ[95:80]	16
	R/WCP-0	
15	INTREQ[79:64]	0
	R/WCP-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-10. Pending Interrupt Read Registers[0] (INTREQ[0]) Field Descriptions**


Bit	Field	Value	Description
95-0	FIRQPR[95:0]		<p>Pending interrupt bits. These bits determine whether an interrupt request is pending for the request channel between 0 and 95. The interrupt ENABLE register does not affect the value of the interrupt pending bit. Bit INTREQx[95:0] corresponds to request channel[95:0].</p> <p>User and Privilege Mode read:</p> <ul style="list-style-type: none"> <li>0 No interrupt event has occurred.</li> <li>1 An interrupt is pending.</li> </ul> <p>Privilege Mode write only:</p> <ul style="list-style-type: none"> <li>0 Writing 0 has no effect.</li> <li>1 Clears the "interrupt pending" status flag. This write-clear functionality is intended to allow clearing those interrupts which have been signaled to VIM before enabling the interrupt channel, if they are undesired.</li> </ul>

### 15.8.10 Interrupt Enable Set Registers[0] (REQENASET[0])

The interrupt register enable selectively enables individual request channels. [Figure 15-23](#), [Figure 15-24](#), [Figure 15-25](#) and [Table 15-11](#) describe these registers.


**NOTE:** Channel 0 and 1 are always enabled, not impacted by this register.

**Figure 15-23. Interrupt Enable Set Register 0 (REQENASET0) [offset = FFFF FE30h]**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-24. Interrupt Enable Set Register 1 (REQENASET1) [offset = FFFF FE34h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-25. Interrupt Enable Set Register 2 (REQENASET2) [offset = FFFF FE38h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-11. Interrupt Enable Set Register[0] (REQENASET[0]) Field Descriptions**

Bit	Field	Value	Description
95-2	REQENASET[95:2]	0 1	<b>Request enable set bits.</b> This vector determines whether the interrupt request channel is enabled. Bit REQENASET <sub>x</sub> [95:2] corresponds to request channel[95:2]. <i>Read:</i> Interrupt request channel is disabled. <i>Write:</i> A write of 0 has no effect. <i>Read or Write:</i> The interrupt request channel is enabled.
1-0	Reserved	0	Read only. Writes have no effect.

### 15.8.11 Interrupt Enable Clear Registers[0] (REQENACLR[0])

The interrupt register enable selectively disables individual request channels. [Figure 15-26](#), [Figure 15-27](#), [Figure 15-28](#) and [Table 15-12](#) describe these registers.

**NOTE:** Channel 0 and 1 are always enabled, not impacted by this register.

**Figure 15-26. Interrupt Enable Clear Register 0 (REQENACLR0) [offset = FFFF FE40h]**

31	REQENACLR[31:16]	16
	R/WP-0	
15	REQENACLR[15:2]	2 1 0
	R/WP-0	Reserved R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-27. Interrupt Enable Clear Register 1 (REQENACLR1) [offset = FFFF FE44h]**

31	REQENACLR[63:48]	16
	R/WP-0	
15	REQENACLR[47:32]	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-28. Interrupt Enable Clear Register 2 (REQENACLR2) [offset = FFFF FE48h]**

31	REQENACLR[95:80]	16
	R/WP-0	
15	REQENACLR[79:64]	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-12. Request Enable Clear Register (REQENACLR) Field Descriptions**

Bit	Field	Value	Description
95-2	REQENACLR[95:2]	0 1	<b>Request enable clear bits.</b> This vector determines whether the interrupt request channel is enabled. Bit REQENACLRx[95:2] corresponds to request channel[95:2]. <i>Read:</i> Interrupt request channel is disabled. <i>Write:</i> A write of 0 has no effect. <i>Read:</i> The interrupt request channel is enabled. <i>Write:</i> The interrupt request channel is disabled.
1-0	Reserved	0	Read only. Writes have no effect.

### 15.8.12 Wake-Up Enable Set Registers[0] (WAKEENASET[0])

The wake-up enable registers selectively enables individual wake-up interrupt request lines. [Figure 15-29](#), [Figure 15-30](#), [Figure 15-31](#) and [Table 15-13](#) describe these registers.

**Figure 15-29. Wake-Up Enable Set Register 0 (WAKEENASET0) [offset = FFFF FE50h]**

31	WAKEENASET[31:16] R/WP-FFFFh	16
15	WAKEENASET[15:0] R/WP-FFFFh	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-30. Wake-Up Enable Set Register 1 (WAKEENASET1) [offset = FFFF FE54h]**

31	WAKEENASET[63:48] R/WP-FFFFh	16
15	WAKEENASET[47:32] R/WP-FFFFh	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-31. Wake-Up Enable Set Register 2 (WAKEENASET2) [offset = FFFF FE58h]**

31	WAKEENASET[95:80] R/WP-FFFFh	16
15	WAKEENASET[79:64] R/WP-FFFFh	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-13. Wake-Up Enable Set Registers[0] (WAKEENASET[0]) Field Descriptions**

Bit	Field	Value	Description
95-0	WAKEENASET[95:0]	0 1	Wake-up enable set bits. This vector determines whether the wake-up interrupt line is enabled. Bit WAKEENASET <sub>x</sub> [95:0] corresponds to interrupt channel[95:0].  <i>Read:</i> Interrupt request channel is disabled.  <i>Write:</i> A write of 0 has no effect.  <i>Read or Write:</i> The interrupt request channel is enabled.

### 15.8.13 Wake-Up Enable Clear Registers[0] (WAKEENACLR[0])

The wake-up enable register selectively disables individual wake-up interrupt request lines. [Figure 15-32](#), [Figure 15-33](#), [Figure 15-34](#) and [Table 15-14](#) describe these registers.

**Figure 15-32. Wake-Up Enable Clear Register 0 (WAKEENACLR0) [offset = FFFF FE60h]**

31	WAKEENACLR[31:16] R/WP-FFFFh	16
15	WAKEENACLR[15:0] R/WP-FFFFh	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-33. Wake-Up Enable Clear Register 1 (WAKEENACLR1) [offset = FFFF FE64h]**

31	WAKEENACLR[63:48] R/WP-FFFFh	16
15	WAKEENACLR[47:32] R/WP-FFFFh	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 15-34. Wake-Up Enable Clear Register 2 (WAKEENACLR2) [offset = FFFF FE68h]**

31	WAKEENACLR[95:80] R/WP-FFFFh	16
15	WAKEENACLR[79:64] R/WP-FFFFh	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 15-14. Wake-Up Enable Clear Registers[0] (WAKEENACLR[0]) Field Descriptions**

Bit	Field	Value	Description
95-0	WAKEENACLR[95:0]	0 1	Wake-up enable clear bits. This vector determines whether the wake-up interrupt line is enabled. Bit WAKEENACLRx[95:0] corresponds to interrupt request channel[95:0].  <i>Read:</i> Wake-up interrupt channel is disabled. <i>Write:</i> A write of 0 has no effect.  <i>Read:</i> The wake-up interrupt channel is enabled. <i>Write:</i> The wake-up interrupt channel is disabled.

### 15.8.14 IRQ Interrupt Vector Register (IRQVECREG)

The interrupt vector register gives the address of the enabled and active IRQ interrupt. [Figure 15-35](#) and [Table 15-15](#) describe these registers.

**Figure 15-35. IRQ Interrupt Vector Register (IRQVECREG) [Offset = FFFF FE70h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 15-15. IRQ Interrupt Vector Register (IRQVECREG) Field Descriptions**

Bit	Field	Value	Description
31-0	IRQVECREG	From <a href="#">Section 15.4</a>	IRQ interrupt vector register. This vector gives the address of the ISR with the highest pending IRQ request. The CPU reads the address and branches to this location.

### 15.8.15 FIQ Interrupt Vector Register (FIQVECREG)

The interrupt vector register gives the address of the enabled and active FIQ interrupt. [Figure 15-36](#) and [Table 15-16](#) describe these registers.

**Figure 15-36. FIQ Interrupt Vector Register (FIQVECREG) [Offset = FFFF FE74h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; X = Unknown

**Table 15-16. FIQ Interrupt Vector Register (FIQVECREG) Field Descriptions**

Bit	Field	Value	Description
31-0	FIQVECREG	From <a href="#">Section 15.4</a>	FIQ interrupt vector register. This vector gives the address of the ISR with the highest pending FIQ request. The CPU reads the address and branches to this location.

### 15.8.16 Capture Event Register (CAPEVT)

Figure 15-37 and Table 15-17 describe this register.

**Figure 15-37. Capture Event Register (CAPEVT) [Offset = FFFF FE78h]**

31	23      22	16
Reserved		CAPEVTSRC1
R-U		R/W-0
15	7      6	0
Reserved		CAPEVTSRC0
R-U		R/W-0

LEGEND: R/W = Read/Write; R = Read only; U = Undefined; -n = value after reset

**Table 15-17. Capture Event Register (CAPEVT) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Reads are indeterminate and writes have no effect.
22-16	CAPEVTSRC1[		Capture event source 1 mapping control. These bits determine which interrupt request maps to the capture event source 1 of the RTI:  0      Interrupt request 0. 1h     Interrupt request 1. ... 5Eh    Interrupt request 63.
15-7	Reserved	0	Reads are indeterminate and writes have no effect.
6-0	CAPEVTSRC0		Capture event source 0 mapping control. These bits determine which interrupt request maps to the capture event source 0 of the RTI:  0      Interrupt request 0. 1h     Interrupt request 1. ... 5Fh    Interrupt request 63.

### 15.8.17 VIM Interrupt Control Register[0:31] (CHANCTRL[0:23])

Twenty four interrupt control registers control the 96 interrupt channels of the VIM. Each register controls four interrupt channels: each of them is indexed from 0 to 95. [Table 15-18](#) shows the organization of all the registers and the reset value of each. Each four fields of the register has been named with a generic index that refers to the detailed register organization. [Figure 15-38](#) and [Table 15-19](#) describe these registers.

**Table 15-18. Interrupt Control Registers Organization**

Offset Address	Register Mnemonic	Register Field 31:24 CHANMAP <sub>x<sub>0</sub></sub>	Register Field 23:16 CHANMAP <sub>x<sub>1</sub></sub>	Register Field 15:8 CHANMAP <sub>x<sub>2</sub></sub>	Register Field 7:0 CHANMAP <sub>x<sub>3</sub></sub>	Reset Value
0xFFFFFE80	CHANCTRL0	CHANMAP0	CHANMAP1	CHANMAP2	CHANMAP3	0x00010203
0xFFFFFE84	CHANCTRL1	CHANMAP4	CHANMAP5	CHANMAP6	CHANMAP7	0x04050607
...	...	...	...	...	...	...
0xFFFFFED8	CHANCTRL22	CHANMAP88	CHANMAP89	CHANMAP90	CHANMAP91	0x58595A5B
0xFFFFFEDC	CHANCTRL23	CHANMAP92	CHANMAP93	CHANMAP94	CHANMAP95	0x5C5D5E5F

**NOTE:** CHANMAP0 and CHANMAP1 are not programmable. CHAN0 and CHAN1 are hard wired to INT\_REQ0 and INT\_REQ1.

Do NOT write any value other than 0x5F to CHANMAP95. Channel 95 is reserved because no interrupt vector table entry supports this channel.

**Figure 15-38. Interrupt Control Registers[0:31] (CHANCTRL[0:23])**  
**[Offset = FFFF FE80h - FFFF FEDCh]**

31	30	24	23	22	16
Rsvd		CHANMAP <sub>x<sub>0</sub></sub>	Rsvd		CHANMAP <sub>x<sub>1</sub></sub>
R-U		R/W-n	R-U		R/W-n
15	14	8	7	6	0
Rsvd		CHANMAP <sub>x<sub>2</sub></sub>	Rsvd		CHANMAP <sub>x<sub>3</sub></sub>
R-U		R/W-n	R-U		R/W-n

LEGEND: R/W = Read/Write; R = Read only; U = Undefined; -n = value after reset (see [Table 15-18](#))

**Table 15-19. Interrupt Control Registers[0:31] (CHANCTL[0:15] Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reads are indeterminate and writes have no effect.
30-24	CHANMAP <sub>x<sub>0</sub></sub>	0	CHANMAP <sub>x<sub>0</sub></sub> (6-0). Interrupt CHAN <sub>x<sub>0</sub></sub> mapping control. These bits determine which interrupt request the priority channel CHAN <sub>x<sub>0</sub></sub> maps to:  <i>Read:</i> Interrupt request 0 maps to channel priority CHAN <sub>x<sub>0</sub></sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHAN <sub>x<sub>0</sub></sub> is set with the interrupt request.
		1h	<i>Read:</i> Interrupt request 1 maps to channel priority CHAN <sub>x<sub>0</sub></sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHAN <sub>x<sub>0</sub></sub> is set with the interrupt request.
		...	...
		5Fh	<i>Read:</i> Interrupt request 63 maps to channel priority CHAN <sub>x<sub>0</sub></sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHAN <sub>x<sub>0</sub></sub> is set with the interrupt request.
23	Reserved	0	Reads are indeterminate and writes have no effect.

**Table 15-19. Interrupt Control Registers[0:31] (CHANCTL[0:15] Field Descriptions (continued)**

Bit	Field	Value	Description
22-16	CHANMAPx <sub>1</sub>	0 1h ... 5Fh	CHANMAPx <sub>1</sub> (6-0). Interrupt CHANx <sub>1</sub> mapping control. These bits determine which interrupt request the priority channel CHANx <sub>1</sub> maps to:  <i>Read:</i> Interrupt request 0 maps to channel priority CHANx <sub>1</sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHANx <sub>1</sub> is set with the interrupt request.  <i>Read:</i> Interrupt request 1 maps to channel priority CHANx <sub>1</sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHANx <sub>1</sub> is set with the interrupt request.  <i>...</i>  <i>Read:</i> Interrupt request 63 maps to channel priority CHANx <sub>1</sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHANx <sub>1</sub> is set with the interrupt request.
15	Reserved	0	Reads are indeterminate and writes have no effect.
14-8	CHANMAPx <sub>2</sub>	0 1h ... 5Fh	CHANMAPx <sub>2</sub> (6-0). Interrupt CHANx <sub>2</sub> mapping control. These bits determine which interrupt request the priority channel CHANx <sub>2</sub> maps to:  <i>Read:</i> Interrupt request 0 maps to channel priority CHANx <sub>2</sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHANx <sub>2</sub> is set with the interrupt request.  <i>Read:</i> Interrupt request 1 maps to channel priority CHANx <sub>2</sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHANx <sub>2</sub> is set with the interrupt request.  <i>...</i>  <i>Read:</i> Interrupt request 63 maps to channel priority CHANx <sub>2</sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHANx <sub>2</sub> is set with the interrupt request.
7	Reserved	0	Reads are indeterminate and writes have no effect.
6-0	CHANMAPx <sub>3</sub>	0 1h ... 5Fh	CHANMAPx <sub>3</sub> (6-0). Interrupt CHANx <sub>3</sub> mapping control. These bits determine which interrupt request the priority channel CHANx <sub>3</sub> maps to:  <i>Read:</i> Interrupt request 0 maps to channel priority CHANx <sub>3</sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHANx <sub>3</sub> is set with the interrupt request.  <i>Read:</i> Interrupt request 1 maps to channel priority CHANx <sub>3</sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHANx <sub>3</sub> is set with the interrupt request.  <i>...</i>  <i>Read:</i> Interrupt request 63 maps to channel priority CHANx <sub>3</sub> . <i>Write:</i> The default value of this bit after reset is given in <a href="#">Table 15-18</a> . The channel priority CHANx <sub>3</sub> is set with the interrupt request.

## ***Direct Memory Access Controller (DMA) Module***

---

---

This chapter describes the direct memory access (DMA) controller.

Topic	Page
<b>16.1 Overview .....</b>	<b>534</b>
<b>16.2 Module Operation .....</b>	<b>535</b>
<b>16.3 Control Registers and Control Packets .....</b>	<b>552</b>

## 16.1 Overview

The DMA controller is used to transfer data between two locations in the memory map in the background of CPU operations. Typically, the DMA is used to:

- Transfer blocks of data between external and internal data memories
- Restructure portions of internal data memory
- Continually service a peripheral
- Page program sections to internal program memory


### 16.1.1 Main Features

- CPU independent data transfer
- One master port - PortB (64 bits wide) that interfaces microcontrollers Memory System.
- FIFO buffer (4 entries deep and each 64bit wide)
- Channel control information is stored in RAM protected by parity
- 16 channels with individual enable
- Channel chaining capability
- 32 peripheral DMA requests
- Hardware and Software DMA requests
- 8, 16, 32 or 64-bit transactions supported
- Multiple addressing modes for source/destination (fixed, increment, offset)
- Auto-initiation
- Power-management mode
- Memory Protection for the address range DMA can access with four configurable memory regions

#### 16.1.1.1 Block Diagram

[Figure 16-1](#) gives a detailed view of the DMA internal architecture. DMA data read and write access happens through Port B. FIFO B is 4 levels deep and 64-bits wide. 32 DMA requests go into the DMA that can trigger DMA transfers. Five interrupt request lines go out of the DMA to signal that a certain transfer status is reached. Register banks hold the memory mapped DMA configuration registers. Local RAM consists of DMA control packets and is secured by parity. All the programming / configuration of the DMA controller is done via the Peripheral bus.

**Figure 16-1. DMA Block Diagram**



## 16.2 Module Operation

The DMA acts as an independent master in the platform architecture. All DMA memory and register accesses are performed in user mode. If the DMA writes to registers which are only accessible in privileged mode, the write will not be performed.

The DMA registers and its local RAM can only be accessed in privilege mode. Therefore, it is not possible for the DMA to reprogram itself.

### 16.2.1 Memory Space


The DMA controller makes no distinction between program memory and data memory. The DMA controller can transfer to and from any space within the 4 Gbyte physical address map, by programming the absolute address for the source and destination in the control packet.

### 16.2.2 DMA Data Access


The DMA controller refers to data in three levels of granularity:

- **Element:** Depending on the programmed data type, an 8-bit, 16-bit, 32-bit, or a 64-bit value. The type can be individually selected for the source (read) and destination (write). See [Figure 16-2](#) and [Figure 16-3](#) for an example of the use of elements. An element transfer cannot be interrupted.
- **Frame:** One or more elements to be transferred as a unit. A frame transfer can be interrupted between element transfers. See [Figure 16-2](#) for an example.
- **Block:** One or more frames to be transferred as a unit. Each channel can transfer one block of data (once or multiple times). See [Figure 16-3](#) for an example.

**Figure 16-2. Example of a DMA Transfer Using Frame Trigger Source**



**Figure 16-3. Example of a DMA Transfer Using Block Trigger Source**



### 16.2.3 Addressing Modes

There are three addressing modes supported by the DMA controller that can be setup independent for the source and the destination address:

- Constant -- source and/or destination addresses do not change.
- Post incremented -- source and/or destination address are post-incremented by the element size.
- Indexed -- source and/or destination address is post-incremented as defined in the Element Index Offset Register ([Section 16.3.2.5](#)) and the Frame Index Offset Register ([Section 16.3.2.6](#)).

An unaligned address with respect to the element size is not supported. An address chosen during transfer must be divisible by the element size.

#### 16.2.4 DMA Channel Control Packets

There are a total of 16 control packets. Each control packet is associated with a channel in a fixed order. For example, control packet 0 stores channel information for channel 0. The DMA requests can be mapped to the individual channels as described in [Section 16.2.7](#). [Figure 16-4](#) illustrates the mapping scheme between DMA requests and channels. Each control packet contains nine fields. The first six fields compose the primary control packet and are programmable during DMA setup. The last three fields compose working control packets and are only readable by the CPU. The working control packets are used to support auto-initiation. The organization of control packets is shown in [Figure 16-5](#).

The primary control packet contains channel information such as source address, destination address, transfer count, element/frame index pointer and channel configuration. Source address, destination address and transfer count also have their respective working images. The three fields of working images compose a working control packet and are not accessible to the CPU in write access.


The first time a DMA channel is selected for a transaction, the following process occurs:


1. The primary control packet is first read by the DMA state machine.
2. Once the channel is arbitrated, the current source address, destination address and transfer count are then copied to their respective working images.
3. When the channel is serviced again by the DMA, the state machine will read both the primary control packet and the working control packet to continue the DMA transaction until the end of an entire block transfer.

When the same channel is requested again, the state machine will start again by reading only the primary control packet and then continue the same process described above. The user software need not set up control packets again because the contents of the primary control packet were never lost. The working images of the control packets are reducing the software overhead and interaction with the DMA module to a minimum.

**NOTE:** Changing the contents of a channel control packet will clear the corresponding pending bit ([Section 16.3.1.2](#)) if the channel has a pending status. If the control packet of an active channel (as indicated in [Section 16.3.1.3](#)) is changed, then the channel will stop immediately at an arbitration boundary. When the same channel is triggered again, it will begin with the new control packet information.

**Figure 16-4. DMA Request Mapping and Control Packet Organization**



**Figure 16-5. Control Packet Organization and Memory Map**


#### 16.2.4.1 Initial Source Address

This field stores the absolute 32-bit source address of the DMA transfer.

#### 16.2.4.2 Initial Destination Address

This field stores the absolute 32-bit destination address of the DMA transfer.

#### 16.2.4.3 Initial Transfer Count

The transfer count field is composed of two parts. The frame transfer count value and the element transfer count value. Each count value is 13 bits wide. As a Single Block transfer maximum of 512 Mbytes of data can be transferred. Element count and frame count are programmed according to the source data structure.

The total transfer size is calculated as stated below:

$$T_{sz} = E_{rsz} \cdot E_{tc} \cdot F_{tc} \quad (27)$$

where

$T_{sz}$  = Total Transfer Size

$E_{rsz}$  = Read Element Size

$E_{tc}$  = Element Transfer Count

$F_{tc}$  = Frame Transfer Count

---

**NOTE:** A zero element count with a non-zero frame count or a non-zero element count with a zero frame count are all considered as zero total transfer count. No DMA transaction is initiated with any of the counters set to 0.

---

#### 16.2.4.4 Channel Configuration Word

The channel configuration defines the following individual parameters

- Read element size
- Write element size
- Trigger type (frame or block)
- Addressing mode for source
- Addressing mode for destination
- Auto-initiation mode
- Next control packet to be triggered at control packet finish (Channel Chaining)

#### 16.2.4.5 Element/Frame Index Pointer

There are 4 index pointers that allow the creation of different types of buffers in RAM and address registers in a structured manner: an element index pointer for source and destination and a frame index pointer for source and destination.

The element index pointer for source and/or destination defines the offset to be added after each element transfer to the source and/or destination address. The frame index pointer for source and/or destination defines the offset to be added to the source and/or destination address after the element count reaches zero. The element and frame index pointers must be defined in terms of the number of bytes of offset. The DMA controller does not adjust the element/frame index number according to the element size. An index of 2 means *increment the address by 2* and not by 16 when the element size is 64 bits.

#### 16.2.4.6 Current Source Address

The current source address field contains the current working source address during a DMA transaction. The current source address is incremented during post increment addressing mode or indexing mode.

#### 16.2.4.7 Current Destination Address

The current destination address field contains the current working destination address during a DMA transaction. The current destination address is incremented during post-increment addressing mode or indexing mode.

#### 16.2.4.8 Current Transfer Count

The current transfer count stores the remaining number of elements to be transferred in a block. It is decremented by one for each element read from the source location.

[Figure 16-6](#), [Figure 16-7](#) and [Figure 16-8](#) show some examples of DMA transfers.

**Figure 16-6. DMA Transfer Example 1**

Source				Destination			
	f1	f2	f3	f4			
0x00	E1	E3	E5	E7			
0x04							
0x08							
0x0C	E2	E4	E6	E8			

Source Element Index = 12  
 Source Frame Index = 1

0x0	E1/3/5/7	E2/4/6/8				Dest. Element Index = 1
0x4						Dest. Frame Index = 0
0x0	E1/2	E3/4	E5/6	E7/8		Dest. Element Index = 0
0x4						Dest. Frame Index = 1
0x0	E1	E3	E5	E7		Dest. Element Index = 4
0x4	E2	E4	E6	E8		Dest. Frame Index = 1
0x0	E1	E2	E3	E4		Dest. Element Index = 1
0x4	E5	E6	E7	E8		Dest. Frame Index = 2

The example assumes the following setup.

Read Element Size = 8 bit  
 Write Element Size = 8 bit  
 Element Count = 2  
 Frame Count = 4

**Figure 16-7. DMA Indexing Example 1**

	f1	f2	f3	f4			
0x0	E1		E5		E9		E13
0x10	E2		E6		E10		E14
0x20	E3		E7		E11		E15
0x30	E4		E8		E12		E16

Element Index = 16  
 Frame Index = 4

This example can be applied to either source or destination indexing and assumes the following setup.

Element Size = 16 bit  
 Element Count = 4  
 Frame Count = 4

**Figure 16-8. DMA Indexing Example 2**

0x0	E1	E4	E7	E10	E13	E16	E19	E22
0x20								
0x40	E2	E5	E8	E11	E14	E17	E20	E23
0x60								
0x80	E3	E6	E9	E12	E15	E18	E21	E23

Element Index = 64

Frame Index = 4

This example can be applied to either source or destination indexing and assumes the following setup.

Element Size = 32 bit

Element Count = 3

Frame Count = 8


### 16.2.5 Priority Queue

User can assign channels to priority queues to facilitate request handling during arbitration. The port has two priority queues: a high and a low priority queue. The queue can be configured to follow a fixed or rotating priority scheme. Fixed priority is such that the lower the channel number ([Figure 16-9](#)), the higher its priority. Rotating priority is based on a round-robin scheme. Initially, the priority list is sorted according to the fixed priority scheme. Channels assigned to the high priority queue are always serviced first according to the selected priority scheme before channels in the low priority queue are serviced. [Table 16-1](#) describes how arbitration is performed according to different priority schemes.

---

**NOTE:** Since the DMA controller provides the capability to map any one of the 32 hardware DMA request lines to any channel, the numerical order of the hardware DMA request does not imply any priority. The priority of each hardware DMA request is programmed and determined by software.

---


**Figure 16-9. Fixed Priority Scheme**


The above figure illustrates that by default Lower the channel number, higher the Priority.

**Table 16-1. Arbitration According to Priority Queues and Priority Schemes**


Queue	Priority Scheme	Remark
High priority	Fixed	Channels are serviced in an ascending order according to the channel number. The lower the channel number, the higher the priority. A channel will be arbitrated out whenever there is a higher pending channel. Otherwise a channel is completely serviced until its transfer count reaches zero before the next highest pending channel is serviced. When there is no pending channels left in high queue then the DMA switches to service low queue channels.
	Rotating	Channels are arbitrated by using the round-robin scheme. Arbitration is performed when the FIFO is empty. When there are no pending channels left in high queue then the DMA switches to service low queue channels.
Low priority	Fixed	Channels are serviced in an ascending order according to the channel number. The lower the channel number the higher the priority. A channel will be arbitrated out whenever there is a higher-priority pending channel. Otherwise a channel is completely serviced until its transfer count reaches zero, before the next highest pending channel is serviced. If there is a pending channel in the high-priority queue while DMA is servicing a low queue channel then DMA will switch back to service high queue channel after an arbitration boundary.
	Rotating	Channels are arbitrated by using round-robin scheme. Arbitration is performed when the FIFO is empty.

A Simple Priority Queues example in both Fixed and Rotation Scheme is shown in [Figure 16-10](#).

**Figure 16-10. Example of Priority Queues**


For optimal system performance, the high priority channels should be put in fixed arbitration scheme and low priority channels in the rotating priority scheme as illustrated in [Figure 16-11](#).

**Figure 16-11. Example Channel Assignments**



1 The above figure illustrates the channel assignments in a system with 16 channels.  
This approach can be scaled dependent on the total channels available.

### 16.2.6 Data Packing and Unpacking

The DMA controller automatically performs the necessary data packing and unpacking when the read element size differs from the write element size. Data packing is required when the read element size is smaller than the write element size; data unpacking is required when the read element size is larger than the write element size. When the read element size is equal to the write element size, no packing is performed during read, nor is any unpacking performed during write.

Figure 16-12 shows an example of data unpacking in which the DMA is used to transfer 128 transmit data elements to the MibSPI FIFO buffer. In this example, data unpacking is required because the read element size is 64 while the write element size is 16. The DMA first performs an 64-bit read from the source into its FIFO buffer. After the 64-bit data is read into the DMA FIFO buffer, it must unpack the data into four 16-bit data elements before writing out to the destination. Therefore the DMA would need to perform four 16 bit write operations to the destination.

---

**NOTE:** In the example in Figure 16-12, to transmit data at the lower bits of the MibSPI, bits 15:0, the destination address should be incremented by a factor of 2.

---




---

**NOTE:**

- 1) The element Count (Section 16.3.2.3) refers only to the read element.
- 2) Data unpacking does not require the DMA request. Once the DMA request is received, data from Source is moved in to FIFO and unpacking happens until the FIFO is empty.
- 3) DMA assumes the destination is always ready and will perform write immediately. In case of data unpacking and Constant Addressing Mode write (Section 16.3.2.4 (1 - 0) = 0) the destination data will be overwritten by next data or next data might be skipped in case the destination has overflow protection (eg., SCITD register). User should configure DMA to avoid data unpacking if the Destination is configured as Constant Addressing Mode write to avoid data loss.

---


**Figure 16-12. Example of DMA Data Unpacking**


In this example, initialization of the MIBSPI FIFO is illustrated and assumes the following setup:

Read Element Size = 64 bit  
 Write Element Size = 16 bit  
 Element Count = 32  
 Frame Count = 1  
 Source Element Index = n/a, use post increment addressing mode  
 Source Frame Index = n/a, use post increment addressing mode  
 Destination Element Index = 4  
 Destination Frame Index = 0

When the read element size is smaller than the write element size, the DMA controller needs to perform data packing. The number of elements to pack is equal to the ratio between the write element size and read element size. In the example in [Figure 16-13](#), the read element size is 16 bits and the write element size is 64 bits. The DMA controller would first pack the first four elements by performing four consecutive 16-bit read accesses of E0, E1, E2, and E3 into the first word of the DMA's internal FIFO. The DMA controller would then perform one single 64-bit write operation to transfer the data to the 64-bit destination memory.

Normally, the DMA controller carries out bus transactions on the bus according to the element size. For example, the DMA controller would perform a 16-bit read transaction if the read element size is programmed as 16 bits, or an 8-bit write transaction if the write element size is programmed as 8 bit. The exception is when the total transfer size is as defined in [Equation 27](#) is not a multiple of the write element size.

**Figure 16-13. Example of DMA Data Packing**


In this example, a read of the MIBSPI FIFO is illustrated and assumes the following setup:

Read Element Size = 16 bit  
 Write Element Size = 64 bit  
 Element Count = 128  
 Frame Count = 1  
 Source Element Index = 4  
 Source Frame Index = 0  
 Destination Element Index = n/a, use post increment addressing mode  
 Destination Frame Index = n/a, use post increment addressing mode

For example, if the read element size is 8 bits, the element transfer count is equal to 9, and the write element size is 64 bit. The DMA controller would first perform eight 8-bit read transactions from the source. It would then perform a 64-bit write to the destination. When the same channel wins arbitration again, the DMA controller would first perform one 8-bit read from the source, followed by one 8-bit write to the destination, even though the write element size is 64 bit.

---

**NOTE:** Since peripherals are slower, it is advised to use data packing feature with caution for reading data from peripherals. Improper use might delay servicing other pending DMA channels.

---

### 16.2.7 DMA Request

There are three ways to start a DMA transfer:

- **Software request:** The transfer will be triggered by writing to SW Channel Enable Set and Status Register ([Section 16.3.1.6](#)). The software request can trigger either a block or a frame transfer depending on what the trigger type (TTYPE) bit is set to in the Channel Control Register ([Section 16.3.2.4](#)) register.
- **Hardware request:** The DMA controller can handle up to 32 DMA Request lines. A hardware request can trigger either a frame or a block transfer dependent on the setting of TTYPE control bit of the Channel Control Register ([Section 16.3.2.4](#)) register.

- **Triggered by other control packet:** When a control packet finishes the programmed number of transfers it can trigger another channel to initiate its transfers.

Each time a DMA request is made, either one frame transfer or one block transfer can be chosen. An active DMA request signal will trigger a DMA transaction.

The DMA controller has a two-level buffer to capture HW requests per channel. When a HW request is generated and the channel is enabled, the corresponding bit in the DMA Status Register ([Section 16.3.1.3](#)) is set. The pending register acts as a first-level buffer. Typically, a peripheral acting as a source of a transfer would initiate another request after its data registers have been read out by DMA, even though that data has not been completely transferred to the destination. If a second HW request is generated by the peripheral, the DMA controller has an extra request buffer to capture this second request and service it after the first request is complete.

---

**NOTE:** The DMA cannot capture more than three requests if its request buffers are already full. If any request occur during this moment DMA will discard it.

---

The DMA controller also supports a mix of hardware and software requests on the same channel. Note that such interchangeable usage may result into an out of sync for DMA channel and peripheral. The application needs to be careful as the DMA does not have a built-in mechanism to protect against this loss of synchronization.

If a software request is generated, the corresponding bit in the Channel Pending Register ([Section 16.3.1.2](#)) is set accordingly. If the pending request is not completely serviced by the DMA and a hardware request is generated by a peripheral onto the same channel, the DMA will capture and recognize this hardware request into its request buffer.

---

**NOTE:** The DMA controller cannot recognize two software requests on the same channel if the first software request is still pending. If such request occur DMA will discard it. Therefore the user S/W should check the pending register before issue a new software request.

---

### 16.2.8 Auto-Initiation

When Auto-initiation Mode (AIM) bit of Channel Control Register ([Section 16.3.2.4](#)) register is enabled for a channel and the channel is triggered by a software request for a block transfer, the channel will restart again using the same channel information stored at the respective control packet after one block transfer is completed. In the case of Hardware Request the channel needs to be retriggered each time after a block is complete even if auto-initiation is enabled.

### 16.2.9 Interrupts

Each channel can be configured to generate interrupts on several transfer conditions:

- Frame transfer complete (FTC) interrupt: an interrupt is issued after the last element of a frame has been transferred.
- Last frame transfer started (LFS) interrupt: an interrupt is issued before the first element of the last frame of a block transfer has started.
- First half of block complete (HBC) interrupt: an interrupt is issued if more than half of the block is transferred.
  - If the number of frames  $n$  is odd, then the HBC interrupt is generated at the end of the frame when  $(n+1)/2$  number of frames are left in the block.
  - If the number of frames  $n$  is even, then the HBC interrupt is generated at the end of the frame after  $n/2$  number of frames are left in the block.
- Block transfer complete (BTC) interrupt: an interrupt is issued after the last element of the last frame has been transferred.
- Bus error (BER) interrupt: an interrupt is issued when DMA detects an error on the bus. The BER interrupt is connected to the ESM module.
- Memory Protection Unit error (MPU): an interrupt is issued when the DMA detects that the access falls

outside of a memory region programmed in the MPU registers of the DMA. The MPU interrupt is connected to the ESM module.

- Parity error (PAR): an interrupt is issued when the DMA detects a parity error when reading one of the control packets. The PAR interrupt is connected to the ESM module.

The DMA outputs 5 interrupt lines for control packet handling, a parity interrupt and a memory protection interrupt ([Figure 16-14](#)). Each type of transfer interrupt condition is grouped together. For example, all block-transfer complete interrupts that are routed to a port are combined (OR'ed). The channel that caused the interrupt is given in the corresponding interrupt channel offset register. Priority between interrupts among the same interrupt type is resolved by a fixed priority scheme. Priority between different interrupt types is resolved in the Vector Interrupt Manager. [Figure 16-15](#) explains the Frame Transfer Complete Interrupt structure in detail.


**NOTE:** Each Channel Specific interrupts in DMA module are routed towards Group A or B to support two different CPUs individually. For devices with Single CPU or Dual CPU where both CPUs are running same code in delayed lock-step as safety feature:

Group A - Interrupts (FTC, LFS, HBC, BTC and BER) are routed to the ARM CPU.


Group B - Interrupts (FTC, LFS, HBC, BTC and BER) are not routed out.

User software should configure only Group A interrupts.

**Figure 16-14. DMA Interrupts**



**Figure 16-15. Detailed Interrupt Structure (Frame Transfer Complete Path)**



1 This figure is applicable for HBC, LFS, BTC, and BER interrupt

### 16.2.10 Debugging

The DMA supports four different behaviors in suspend mode. These behaviors can be configured by the user as per the application requirement.

- Immediate stop at a DMA channel arbitration boundary. Please refer to [Table 16-2](#) and [Table 16-3](#) for arbitration boundary definition.
- Finish current frame transfer and continue after suspend ends.
- Finish current block transfer and continue after suspend ends.
- Ignore the suspend. The DMA continues to be operational as in functional mode when debug mode is active.

When the DMA controller enters suspend mode, it continues to sample incoming hardware DMA requests, but the Channel Pending Register ([Section 16.3.1.2](#)) is frozen from being updated. After the suspend ends, all new requests that were received during suspend mode are reflected in the Channel Pending Register ([Section 16.3.1.2](#)).

Except when the DMA controller is configured to ignore suspend mode, no channel arbitration is performed during suspend mode. The current channel under which suspend mode was entered will finish its entire frame or block-transfer after suspend mode ends, depending how the debug option was chosen.

To facilitate debugging, a Watch Point Register ([Section 16.3.1.50](#)) and a Watch Mask Register ([Section 16.3.1.51](#)) are used. The watch point register together with the watch mask register can be configured to watch for a unique address or a range of addresses. When the condition to watch is true, the DMA freezes its state and generates a debug request signal to the host CPU so the state of the DMA can be examined.

### 16.2.11 Power Management

The DMA offers two power-management modes: run and sleep. In run mode, the DMA is fully operational.

The sleep mode shuts down the DMA if no pending channels are waiting to be serviced. If a DMA request is received or a software request is generated by the user software, then the DMA wakes up immediately.

The sleep mode may be used to optimize the DMA module power consumption.

When the system module issues a global low power mode request, the DMA will respond to the system module with an acknowledge if no DMA requests are pending.

**NOTE:** When the DMA is in global low power mode, the clock is stopped and therefore it cannot detect any DMA request. The device must be woken up before a peripheral can generate a DMA request.

### 16.2.12 FIFO Buffer

DMA FIFO is 4 levels deep and 64-bit wide (can hold upto 4 x 64-bits of data). They are used for Data packing and unpacking.

The DMA FIFO has two states:

- EMPTY : The FIFO contains no data.
- FULL : The FIFO is filled or the element count has reached zero; the read operation has to be stopped.

DMA channels can only be switched when the FIFO is empty. This also implies that arbitration between channels is done when the FIFO is empty.

The FIFO buffer may be bypassed through the use of the bypass feature in the port control register; see Port Control Register ([Section 16.3.1.47](#)) for register details. Writing 1 to this bit limits the FIFO depth to the size of one element. That means after one element is read the write out to the destination will start. This feature is particularly useful to minimize switching latency in-between channels. When bypass mode is enabled, the DMA will perform minimal bus cycles on AHB bus. In addition, the bypass feature allows arbitration between channels that can be carried out at a source element granularity.

However, it has to be considered that while in bypass mode, the DMA controller does not make optimal use of the bus bandwidth. Since the read and write element sizes can be different, then the number of read and write transactions will be different. [Table 16-2](#) and [Table 16-3](#) show a comparison between the number of read and write transactions performed by the DMA controller from one channel to another before arbitration in non-bypass and bypass mode.

**Table 16-2. Maximum Number of DMA Transactions per Channel in Non-Bypass Mode**

	Write Element Size	8 bit		16 bit		32 bit		64 bit	
Read Element Size	8 bit	4 read	4 write	4 read	2 write	4 read	1 write	8 read	1 write
	16 bit	2 read	4 write	4 read	4 write	4 read	2 write	4 read	1 write
	32 bit	1 read	4 write	2 read	4 write	4 read	4 write	4 read	2 write
	64 bit	1 read	8 write	1 read	4 write	2 read	4 write	4 read	4 write

**Table 16-3. Maximum Number of DMA Transactions per Channel in Bypass Mode**

	Write Element Size	8 bit		16 bit		32 bit		64 bit	
Read Element Size	8 bit	1 read	1 write	2 read	1 write	4 read	1 write	8 read	1 write
	16 bit	1 read	2 write	1 read	1 write	2 read	1 write	4 read	1 write
	32 bit	1 read	4 write	1 read	2 write	1 read	1 write	2 read	1 write
	64 bit	1 read	8 write	1 read	4 write	1 read	2 write	1 read	1 write


### 16.2.13 Channel Chaining

Channel chaining is used to trigger a single or multiple channels with out an external DMA request. This is possible by chaining one control packet to other. Chain[5:0] field of the Channel Control Register ([Section 16.3.2.4](#)) is used to program the chaining control packet. Chained control packets follow arbitration rules within the pending register. For example if CH1, CH2, CH4, CH5 are triggered together and CH3 is chained with CH1. The order of channels serviced in spite of chaining will be CH1 -> CH2 -> CH3 -> CH4 -> CH5.

In order to setup up channel chain feature, the Channel Control Register ([Section 16.3.2.4](#)) register needs to be enabled for all chained channels before triggering first DMA request.

[Figure 16-16](#) illustrates how internally chained request is generated after completing the required transfers and stored in pending register. In this example CH1 is Chained to CH0. When CH0 is triggered CH1 is captured as pending in the Channel Pending Register ([Section 16.3.1.2](#)) even when it is not triggered.

**Figure 16-16. Example of Channel Chaining**



### 16.2.14 Memory Protection

The DMA controller is capable of access to the full address range of the device. The protection mechanism allows the protection of up to four memory regions to restrict accesses to those address ranges. This will allow the application to protect critical application data from unintentionally being accessed by the DMA controller.

#### 16.2.14.1 Protection Mechanism

The memory protection mechanism consists of the access privilege for a given memory region, the start and end address for the region, and notification of an access violation for the protected region.

Each region to be protected is configured by software by writing the start address and end address for each region into the DMA Memory Protection Registers, DMAMPRxS and DMAMPRxE. The definition of these registers can be found starting at [Section 16.3.1.57](#). Any region in the valid address space can be protected from inappropriate accesses.

The access privileges can be set to one of four permission settings as shown below:

- Full access
- Read only access
- Write only access
- No access


The permissions for a given region are selected by writing the appropriate values in the DMA Memory Protection Control Register ([Section 16.3.1.57](#)).

**NOTE:** If the regions defined by the start and end addresses overlap, the region defined first in the register space determines the access privilege. For example, if region 0 and region 1 overlap, the access permissions defined for region 0 will take precedence since region 0 registers are before region 1.

In a case where a memory protection violation occurs, a flag will be set and an interrupt will be generated, if interrupts are enabled. The DMA Memory Protection Status Register ([Section 16.3.1.58](#)) contains the status flags for the memory protection mechanism, and the DMA Memory Protection Control Register ([Section 16.3.1.57](#)) contains the interrupt enable bits. Upon detection of the memory protection violation, the DMA Channel that caused the violation will be stopped and the next available DMA channel will be serviced.

[Figure 16-17](#) Illustrates a protection mechanism.

**Figure 16-17. Example of Protection Mechanism**



### 16.2.15 Parity Checking

Parity checking is implemented using parity on a per-byte basis for DMA Control Packets in the RAM. Checking for even or odd parity can be programmed by a 4-bit key located in the system module that controls the parity configuration on a global basis. This ensures that all modules using parity are acting in the same manner. The default setup after reset is odd parity.

In addition, parity checking can be enabled and disabled within the module by a 4-bit key. The key is located in the Parity Control Register ([Section 16.3.1.55](#)).

During a read access, regardless if it was read by the DMA state machine or another master (CPU), the parity is calculated based on the data read from the RAM and compared with the good parity value stored in the parity bits. If any word fails the parity check, then a parity error interrupt is generated. The address that generated the error is detected and is captured for host system debugging in the DMA Parity Error Address Register ([Section 16.3.1.56](#)). The address is frozen from being updated until it is read by the bus master.

Additional error handling is dependent on the requestor.

- DMA reading from a control packet RAM: The transmission requested by DMA request will not take place.
- CPU reading from the control packet RAM: The data will be retrieved by the CPU and a parity error

interrupt will be generated.

In both cases, the control packet will be left active or the DMA will be switched off dependent on the ERRA bit in the Parity Control Register ([Section 16.3.1.55](#)).

### 16.2.16 Parity Testing

The parity RAM is accessible to allow manually inserting faults so that the parity checking feature can be tested. Test mode is entered by asserting the TEST bit within the [Section 16.3.1.55](#) register. Once the bit is set, the parity bits are mapped to the control packet RAM starting address A00h.

---

**NOTE:** When in test mode, no parity checking will be done when reading from parity memory, but parity checking will be performed on the normal memory.

---

Each byte in Control Packet RAM has its own parity bit in the Control Packet Parity RAM as shown in [Table 16-4](#), [Table 16-5](#) and [Table 16-6](#). P0 is the parity bit for byte 0, P1 is the parity bit for byte 1 and so on.

Each byte in the control packet RAM has its own parity bit in the control packet parity RAM as shown in [Table 16-4](#) and [Table 16-5](#).

**Table 16-4. Control Packet RAM**

Bit	31	24	23	16	15	8	7	0
Word 0		Byte 0		Byte 1		Byte 2		Byte 3
Word 1		Byte 4		Byte 5		Byte 6		Byte 7
Word 2		Byte 8		Byte 9		Byte 10		Byte 11
Word 3		Byte 12		Byte 13		Byte 14		Byte 15

**Table 16-5. Control Packet RAM**

Bit	127	96	95	64	63	32	31	0
	Word 3		Word 2		Word 1		Word 0	

**Table 16-6. Parity RAM**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0

### 16.2.17 Initializing RAM with Parity

After power up, the RAM content including the parity bit cannot be guaranteed. To avoid parity failures when reading RAM, the RAM has to be initialized. The RAM can be initialized by writing known values into it. When the known value is written, the corresponding parity bit will be automatically calculated and updated.

Another possibility to initialize the memory is to set a 4-bit key in the system module. This key triggers the automatic initialization of all RAMs on the microcontroller. The RAM will be initialized to 0. Depending on the even/odd parity selection, the parity bit will be calculated accordingly.

To allow for parity calculation during initialization, the parity functionality has to be enabled as discussed in [Section 16.2.15](#).

## 16.3 Control Registers and Control Packets

This section details the DMA control registers and memory map, summarized in [Table 16-7](#). [Table 16-8](#) summarizes the control packets. Each register begins on a word boundary. All registers and control packets are accessible in 8, 16, and 32 bit. The base address for the control registers is FFFF F000h.

---

**NOTE:** The register definitions are given for a full DMA module configuration (32 channels, 64 requests, 2 Ports, Dual CPU support). Writes and Reads of bits pertaining to features not included in the DMA implementation as defined in the device specific datasheet are possible without error; however, they will have no affect on device operation.

---



---

**NOTE:** Control registers and control packets have two different base addresses.

---

**Table 16-7. DMA Control Registers**

Offset	Acronym	Register Description	Section
00	GCTRL	Global Control Register	<a href="#">Section 16.3.1.1</a>
04h	PEND	Channel Pending Register	<a href="#">Section 16.3.1.2</a>
0Ch	DMASTAT	DMA Status Register	<a href="#">Section 16.3.1.3</a>
14h	HWCHENAS	HW Channel Enable Set and Status Register	<a href="#">Section 16.3.1.4</a>
1Ch	HWCHENAR	HW Channel Enable Reset and Status Register	<a href="#">Section 16.3.1.5</a>
24h	SWCHENAS	SW Channel Enable Set and Status Register	<a href="#">Section 16.3.1.6</a>
2Ch	SWCHENAR	SW Channel Enable Reset and Status Register	<a href="#">Section 16.3.1.7</a>
34h	CHPRIOS	Channel Priority Set Register	<a href="#">Section 16.3.1.8</a>
3Ch	CHPRIOR	Channel Priority Reset Register	<a href="#">Section 16.3.1.9</a>
44h	GCHIENAS	Global Channel Interrupt Enable Set Register	<a href="#">Section 16.3.1.10</a>
4Ch	GCHIENAR	Global Channel Interrupt Enable Reset Register	<a href="#">Section 16.3.1.11</a>
54h	DREQASI0	DMA Request Assignment Register 0	<a href="#">Section 16.3.1.12</a>
58h	DREQASI1	DMA Request Assignment Register 1	<a href="#">Section 16.3.1.13</a>
5Ch	DREQASI2	DMA Request Assignment Register 2	<a href="#">Section 16.3.1.14</a>
60h	DREQASI3	DMA Request Assignment Register 3	<a href="#">Section 16.3.1.15</a>
94h	PAR0	Port Assignment Register 0	<a href="#">Section 16.3.1.16</a>
98h	PAR1	Port Assignment Register 1	<a href="#">Section 16.3.1.17</a>
B4h	FTCMAP	FTC Interrupt Mapping Register	<a href="#">Section 16.3.1.18</a>
BCh	LFSMAP	LFS Interrupt Mapping Register	<a href="#">Section 16.3.1.19</a>
C4h	HBCMAP	HBC Interrupt Mapping Register	<a href="#">Section 16.3.1.20</a>
CCh	BTCPMAP	BTC Interrupt Mapping Register	<a href="#">Section 16.3.1.21</a>
D4h	BERMAP	BER Interrupt Mapping Register	<a href="#">Section 16.3.1.22</a>
DCh	FTCINTENAS	FTC Interrupt Enable Set	<a href="#">Section 16.3.1.23</a>
E4h	FTCINTENAR	FTC Interrupt Enable Reset	<a href="#">Section 16.3.1.24</a>
ECh	LFSINTENAS	LFS Interrupt Enable Set	<a href="#">Section 16.3.1.25</a>
F4h	LFSINTENAR	LFS Interrupt Enable Reset	<a href="#">Section 16.3.1.26</a>
FCh	HBCINTENAS	HBC Interrupt Enable Set	<a href="#">Section 16.3.1.27</a>
104h	HBCINTENAR	HBC Interrupt Enable Reset	<a href="#">Section 16.3.1.28</a>
10Ch	BTCPINTENAS	BTC Interrupt Enable Set	<a href="#">Section 16.3.1.29</a>
114h	BTCPINTENAR	BTC Interrupt Enable Reset	<a href="#">Section 16.3.1.30</a>
11Ch	GINTFLAG	Global Interrupt Flag Register	<a href="#">Section 16.3.1.31</a>
124h	FTCFLAG	FTC Interrupt Flag Register	<a href="#">Section 16.3.1.32</a>
12Ch	LFSFLAG	LFS Interrupt Flag Register	<a href="#">Section 16.3.1.33</a>
134h	HBCFLAG	HBC Interrupt Flag Register	<a href="#">Section 16.3.1.34</a>
13Ch	BTCPFLAG	BTC Interrupt Flag Register	<a href="#">Section 16.3.1.35</a>

**Table 16-7. DMA Control Registers (continued)**

Offset	Acronym	Register Description	Section
144h	BERFLAG	BER Interrupt Flag Register	<a href="#">Section 16.3.1.36</a>
14Ch	FTCAOFFSET	FTCA Interrupt Channel Offset Register	<a href="#">Section 16.3.1.37</a>
150h	LFSAOFFSET	LFSA Interrupt Channel Offset Register	<a href="#">Section 16.3.1.38</a>
154h	HBCAOFFSET	HBCA Interrupt Channel Offset Register	<a href="#">Section 16.3.1.39</a>
158h	BTCAOFFSET	BTCA Interrupt Channel Offset Register	<a href="#">Section 16.3.1.40</a>
15Ch	BERAOFFSET	BERA Interrupt Channel Offset Register	<a href="#">Section 16.3.1.41</a>
160h	FTCBOFFSET	FTCB Interrupt Channel Offset Register	<a href="#">Section 16.3.1.42</a>
164h	LFSBOFFSET	LFSB Interrupt Channel Offset Register	<a href="#">Section 16.3.1.43</a>
168h	HBCBOFFSET	HBCB Interrupt Channel Offset Register	<a href="#">Section 16.3.1.44</a>
16Ch	BTCBOFFSET	BTCB Interrupt Channel Offset Register	<a href="#">Section 16.3.1.45</a>
170h	BERBOFFSET	BERB Interrupt Channel Offset Register	<a href="#">Section 16.3.1.46</a>
178h	PTCTRL	Port Control Register	<a href="#">Section 16.3.1.47</a>
17Ch	RTCTRL	RAM Test Control Register	<a href="#">Section 16.3.1.48</a>
180h	DCTRL	Debug Control	<a href="#">Section 16.3.1.49</a>
184h	WPR	Watch Point Register	<a href="#">Section 16.3.1.50</a>
188h	WMR	Watch Mask Register	<a href="#">Section 16.3.1.51</a>
18Ch	Reserved	Reserved	
190h	Reserved	Reserved	
194h	Reserved	Reserved	
198h	PBACSADDR	Port B Active Channel Source Address Register	<a href="#">Section 16.3.1.52</a>
19Ch	PBACDADDR	Port B Active Channel Destination Address Register	<a href="#">Section 16.3.1.53</a>
1A0h	PBACTC	Port B Active Channel Transfer Count Register	<a href="#">Section 16.3.1.54</a>
1A8h	DMAPCR	Parity Control Register	<a href="#">Section 16.3.1.55</a>
1ACh	DMAPAR	DMA Parity Error Address Register	<a href="#">Section 16.3.1.56</a>
1B0h	DMAMPCTRL	DMA Memory Protection Control Register	<a href="#">Section 16.3.1.57</a>
1B4h	DMAMPST	DMA Memory Protection Status Register	<a href="#">Section 16.3.1.58</a>
1B8h	DMAMPROS	DMA Memory Protection Region 0 Start Address Register	<a href="#">Section 16.3.1.59</a>
1BCh	DMAMPROE	DMA Memory Protection Region 0 End Address Register	<a href="#">Section 16.3.1.60</a>
1C0h	DMAMPR1S	DMA Memory Protection Region 1 Start Address Register	<a href="#">Section 16.3.1.61</a>
1C4h	DMAMPR1E	DMA Memory Protection Region 1 End Address Register	<a href="#">Section 16.3.1.62</a>
1C8h	DMAMPR2S	DMA Memory Protection Region 2 Start Address Register	<a href="#">Section 16.3.1.63</a>
1CCh	DMAMPR2E	DMA Memory Protection Region 2 End Address Register	<a href="#">Section 16.3.1.64</a>
1D0h	DMAMPR3S	DMA Memory Protection Region 3 Start Address Register	<a href="#">Section 16.3.1.65</a>
1D4h	DMAMPR3E	DMA Memory Protection Region 3 End Address Register	<a href="#">Section 16.3.1.66</a>

**Table 16-8. Control Packet Memory Map**

Offset	Acronym	Register Description	Section
<b>Primary Control Packet 0</b>			
00	ISADDR	Initial Source Address Register	Section 16.3.2.1
04h	IDADDR	Initial Destination Address Register	Section 16.3.2.2
08h	ITCOUNT	Initial Transfer Count Register	Section 16.3.2.3
10h	CHCTRL	Channel Control Register	Section 16.3.2.4
14h	EIOFF	Element Index Offset Register	Section 16.3.2.5
18h	FIOFF	Frame Index Offset Register	Section 16.3.2.6
<b>Working Control Packet 0</b>			
800h	CSADDR	Current Source Address Register	Section 16.3.2.7
804h	CDADDR	Current Destination Address Register	Section 16.3.2.8
808h	CTCOUNT	Current Transfer Count Register	Section 16.3.2.9

### 16.3.1 Global Configuration Registers

These registers control the overall behavior of the DMA controller.

#### 16.3.1.1 Global Control Register (GCTRL)

**Figure 16-18. Global Control Register (GCTRL) [offset = 00]**

31	Reserved				17	16
	R-0					
15	14	13		10	9	8
Reserved	BUS BUSY		Reserved		DEBUGMODE	
R-0	R-0		R-0		R/WP-0	
7			Reserved		1	0
			R-0		DMARES	
					R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-9. Global Control Register (GCTRL) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Read returns 0. Writes have no effect.
16	DMA_EN		DMA enable bit. The configuration registers and channel control packets should be setup first before DMA_EN bit is set to one to prevent state machines from carrying out bus transactions. If DMA_EN bit is cleared in the middle of an bus transaction, the state machine will stop at an arbitration boundary.
		0	The DMA is disabled.
		1	The DMA is enabled.
15	Reserved	0	Read returns 0. Writes have no effect.
14	BUS_BUSY	0	This bit indicates status of DMA external AHB bus status.
		1	DMA's external bus is not busy in data transfers.
13-10	Reserved	0	Read returns 0. Writes have no effect.
9-8	DEBUG MODE		Debug Mode.
		0	Ignore suspend.
		1h	Finish current block transfer.
		2h	Finish current frame transfer.
7-1	Reserved	3h	Immediately stop at an DMA arbitration boundary and continue after suspend.
		0	Read returns 0. Writes have no effect.
		1	DMA software reset Software reset is disabled. The DMA state machine and all control registers are in software reset. Control packets are not reset when DMA software reset is active. <b>Note:</b> In the event a DMA slave does not respond, the DMA module will respond to the software reset upon reaching an arbitration boundary.
0	DMA RES	0	
		1	

### 16.3.1.2 Channel Pending Register (PEND)

**Figure 16-19. Channel Pending Register (PEND) [offset = 04h]**

31	Reserved	16
	R-0	
15	PEND	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 16-10. Channel Pending Register (PEND) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	PEND		Channel pending register. Reading from PEND gives the channel pending information no matter if the channel was initiated by SW or HW. Once set, it remains set even if the corresponding channel is disabled via HWCHENA or SWCHENA. The pending bit is automatically cleared for the following conditions: <ul style="list-style-type: none"> <li>• At the end of a frame or a block transfer depending on how the channel is triggered as programmed in the TTYPE bit field of CHCTRL.</li> <li>• The control packet is modified after the pending bit is set.</li> <li>• An AHB bus error occurs.</li> </ul> 0      The corresponding channel is inactive. 1      The corresponding channel is pending and is waiting for service.

### 16.3.1.3 DMA Status Register (DMASTAT)

**Figure 16-20. DMA Status Register (DMASTAT) [offset = 0Ch]**

31	Reserved	16
	R-0	
15	STCH	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 16-11. DMA Status Register (DMASTAT) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	STCH		Status of DMA channels. 0      The channel is inactive. 1      The channel is active; that is, the channel is currently in the DMA's execution queue. Note: The status of a channel currently in DMA's execution queue remains active even if emulation mode is entered or DMA is disabled via DMA_EN bit.

#### 16.3.1.4 HW Channel Enable Set and Status Register (HWCHENAS)

**Figure 16-21. HW Channel Enable Set and Status Register (HWCHENAS) [offset = 14h]**

31	Reserved	16
	R-0	
15	HWCHENA	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-12. HW Channel Enable Set and Status Register (HWCHENAS) Field Descriptions**

Bit	Field	Value	Description				
31-16	Reserved	0	Read returns 0. Writes have no effect.				
15-0	HWCHENA		<p>Hardware channel enable bit. An active hardware DMA request cannot initiate a DMA transfer unless the corresponding hardware enable bit is set.</p> <p>The corresponding hardware enable bit is cleared automatically for the following conditions:</p> <ul style="list-style-type: none"> <li>• At the end of a block transfer if the auto-initiation bit AIM (see CHCTRL) is not active.</li> <li>• If an AHB bus error is detected for an active channel.</li> </ul> <p>Reading from HWCHENAS gives the status (enabled/disabled) of channels 0 through 15.</p> <table border="0" style="margin-left: 20px;"> <tr> <td>0</td><td>The corresponding channel is disabled for hardware triggering.</td></tr> <tr> <td>1</td><td>The corresponding channel is enabled for hardware triggering.</td></tr> </table>	0	The corresponding channel is disabled for hardware triggering.	1	The corresponding channel is enabled for hardware triggering.
0	The corresponding channel is disabled for hardware triggering.						
1	The corresponding channel is enabled for hardware triggering.						

#### 16.3.1.5 HW Channel Enable Reset and Status Register (HWCHENAR)

**Figure 16-22. HW Channel Enable Reset and Status Register (HWCHENAR) [offset = 1Ch]**

31	Reserved	16
	R-0	
15	HWCHDIS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-13. HW Channel Enable Reset and Status Register (HWCHENAR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	HWCHDIS		<p>HW channel disable bit.</p> <p>Read: The corresponding channel is disabled for HW triggering.</p> <p>Write: A write of zero to this bit has no effect.</p> <p>Read: The corresponding channel is enabled for HW triggering.</p> <p>Write: The corresponding channel is disabled.</p>
		0	
		1	

### 16.3.1.6 SW Channel Enable Set and Status Register (SWCHENAS)

**Figure 16-23. SW Channel Enable Set and Status Register (SWCHENAS) [offset = 24h]**

31	Reserved	16
	R-0	
15	SWCHENA	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-14. SW Channel Enable Set and Status Register (SWCHENAS) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	SWCHENA		<p>SW channel enable bit. Writing a one to a bit triggers a SW request on the corresponding channel to start a DMA transaction. The corresponding bit is automatically cleared by the following conditions.</p> <ul style="list-style-type: none"> <li>The corresponding bit is cleared after one frame transfer if the TTYPE bit in Channel Control Register (CHCTRL) is programmed for frame transfer.</li> <li>The corresponding bit is cleared after one block transfer if the corresponding TTYPE bit is programmed for block transfer and the auto-initiation bit is not enabled.</li> <li>The control packet is modified after the pending bit is set.</li> <li>The corresponding bit is cleared after one block transfer when TTYPE bit is programmed for blocks transfer and if the corresponding bit in HW channel enable register (HWCHENAS) is enabled. When a channel is enabled for both HW and SW, the state machine will initiate transfers based on the SW first. After one block transfer is complete, the corresponding bit in the SWCHENA register is then cleared. The same channel is serviced again by a HW DMA request.</li> <li>The corresponding bit is cleared if an AHB bus error is detected.</li> </ul> <p>Reading from SWCHENAS gives the status (enabled/disabled) of channels 0 through 15.</p> <p>0      The corresponding channel is not triggered by SW request.</p> <p>1      The corresponding channel is triggered by SW request.</p>

### 16.3.1.7 SW Channel Enable Reset and Status Register (SWCHENAR)

**Figure 16-24. SW Channel Enable Reset and Status Register (SWCHENAR) [offset = 2Ch]**

31	Reserved	16
	R-0	
15	SWCHDIS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-15. SW Channel Enable Reset and Status Register (SWCHENAR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	SWCHDIS	0 1	SW channel disable bit. Read: The corresponding channel was not triggered by SW. Write: Writing a zero to this bit has no effect. Read: The corresponding channel was triggered by SW. Write: The corresponding channel is disabled.

### 16.3.1.8 Channel Priority Set Register (CHPRIOS)

**Figure 16-25. Channel Priority Set Register (CHPRIOS) [offset = 34h]**

31	Reserved	16
	R-0	
15	CPS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-16. Channel Priority Set Register (CHPRIOS) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	CPS	0 1	Channel priority set bit. Writing a one to a bit assigns the corresponding channel to the high priority queue. Read: The corresponding channel is assigned to the low priority queue. Write: Writing a zero to this bit has no effect. Read and write: The corresponding channel is assigned to high priority queue.

### 16.3.1.9 Channel Priority Reset Register (CHPRIOR)

**Figure 16-26. Channel Priority Reset Register (CHPRIOR) [offset = 3Ch]**

31	Reserved	16
	R-0	
15	CPR	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-17. Channel Priority Reset Register (CHPRIOR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	CPR	0	Channel priority reset bit. Writing a one to a bit assigns the according channel to the low priority queue.  0 Read: The corresponding channel is assigned to the low priority queue. Write: Writing a zero to this bit has no effect.  1 Read: The corresponding channel is assigned to the high priority queue. Write: The corresponding channel is assigned to the low priority queue.

### 16.3.1.10 Global Channel Interrupt Enable Set Register (GCHIENAS)

**Figure 16-27. Global Channel Interrupt Enable Set Register (GCHIENAS) [offset = 44h]**

31	Reserved	16
	R-0	
15	GCHIE	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-18. Global Channel Interrupt Enable Set Register (GCHIENAS) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	GCHIE	0	Global channel interrupt enable bit.  0 Read: The corresponding channel is disabled for interrupt. Write: Writing a zero to this bit has no effect.  1 Read and write: The corresponding channel is enabled for interrupt.

### 16.3.1.11 Global Channel Interrupt Enable Reset Register (GCHIENAR)

**Figure 16-28. Global Channel Interrupt Enable Reset Register (GCHIENAR) [offset = 4Ch]**

31	Reserved	16
	R-0	
15	GCHID	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-19. Global Channel Interrupt Enable Reset Register (GCHIENAR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	GCHID	0	Global channel interrupt disable bit. Read: The corresponding channel is disabled for interrupt. Write: Writing a zero to this bit has no effect.
		1	Read: The corresponding channel is enabled for interrupt. Write: The corresponding channel is disabled for interrupt.

### 16.3.1.12 DMA Request Assignment Register 0 (DREQASI0)

**Figure 16-29. DMA Request Assignment Register 0 (DREQASI0) [offset = 54h]**

31	30	29	24	23	22	21	16
Reserved		CH0ASI	Reserved		CH1ASI		
R-0		R/WP-0	R-0		R/WP-1h		
15	14	13	8	7	6	5	0
Reserved		CH2ASI	Reserved		CH3ASI		
R-0		R/WP-2h	R-0		R/WP-3h		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-20. DMA Request Assignment Register 0 (DREQASI0) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29-24	CH0ASI	0	Channel 0 assignment. This bit field chooses the DMA request assignment for channel 0. DMA request line 0 triggers channel 0.
		...	...
		1Fh	DMA request line 31 triggers channel 0.
23-22	Reserved	0	Read returns 0. Writes have no effect.
21-16	CH1ASI	0	Channel 1 assignment. This bit field chooses the DMA request assignment for channel 1. DMA request line 0 triggers channel 1.
		...	...
		1Fh	DMA request line 31 triggers channel 1.
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-8	CH2ASI	0	Channel 2 assignment. This bit field chooses the DMA request assignment for channel 2. DMA request line 0 triggers channel 2.
		...	...
		1Fh	DMA request line 31 triggers channel 2.
7-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	CH3ASI	0	Channel 3 assignment. This bit field chooses the DMA request assignment for channel 3. DMA request line 0 triggers channel 3.
		...	...
		1Fh	DMA request line 31 triggers channel 3.

### 16.3.1.13 DMA Request Assignment Register 1 (DREQASI1)

**Figure 16-30. DMA Request Assignment Register 1 (DREQASI1) [offset = 58h]**

31	30	29	24	23	22	21	16
Reserved		CH4ASI	Reserved		CH5ASI		
R-0		R/WP-4h	R-0		R/WP-5h		
15	14	13	8	7	6	5	0
Reserved		CH6ASI	Reserved		CH7ASI		
R-0		R/WP-6h	R-0		R/WP-7h		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-21. DMA Request Assignment Register 1 (DREQASI1) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29-24	CH4ASI	0 ... 1Fh	Channel 4 assignment. This bit field chooses the DMA request assignment for channel 4. DMA request line 0 triggers channel 4. ... DMA request line 31 triggers channel 4.
23-22	Reserved	0	Read returns 0. Writes have no effect.
21-26	CH5ASI	0 ... 1Fh	Channel 5 assignment. This bit field chooses the DMA request assignment for channel 5. DMA request line 0 triggers channel 5. ... DMA request line 31 triggers channel 5.
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-8	CH6ASI	0 ... 1Fh	Channel 6 assignment. This bit field chooses the DMA request assignment for channel 6. DMA request line 0 triggers channel 6. ... DMA request line 31 triggers channel 6.
7-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	CH7ASI	0 ... 1Fh	Channel 7 assignment. This bit field chooses the DMA request assignment for channel 7. DMA request line 0 triggers channel 7. ... DMA request line 31 triggers channel 7.

### 16.3.1.14 DMA Request Assignment Register 2 (DREQASI2)

**Figure 16-31. DMA Request Assignment Register 2 (DREQASI2) [offset = 5Ch]**

31	30	29	24	23	22	21	16
Reserved		CH8ASI	Reserved		CH9ASI		
R-0		R/WP-8h	R-0		R/WP-9h		
15	14	13	8	7	6	5	0
Reserved		CH10ASI	Reserved		CH11ASI		
R-0		R/WP-Ah	R-0		R/WP-Bh		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-22. DMA Request Assignment Register 2 (DREQASI2) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29-24	CH8ASI	0	Channel 8 assignment. This bit field chooses the DMA request assignment for channel 8. DMA request line 0 triggers channel 8.
		...	...
		1Fh	DMA request line 31 triggers channel 8.
23-22	Reserved	0	Read returns 0. Writes have no effect.
21-16	CH9ASI	0	Channel 9 assignment. This bit field chooses the DMA request assignment for channel 9. DMA request line 0 triggers channel 9.
		...	...
		1Fh	DMA request line 31 triggers channel 9.
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-8	CH10ASI	0	Channel 10 assignment. This bit field chooses the DMA request assignment for channel 10. DMA request line 0 triggers channel 10.
		...	...
		1Fh	DMA request line 31 triggers channel 10.
7-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	CH11ASI	0	Channel 11 assignment. This bit field chooses the DMA request assignment for channel 11. DMA request line 0 triggers channel 11.
		...	...
		1Fh	DMA request line 31 triggers channel 11.

### 16.3.1.15 DMA Request Assignment Register 3 (DREQASI3)

**Figure 16-32. DMA Request Assignment Register 3 (DREQASI3) [offset = 60h]**

31	30	29	24	23	22	21	16
Reserved		CH12ASI	Reserved		CH13ASI		
R-0		R/WP-Ch	R-0		R/WP-Dh		
15	14	13	8	7	6	5	0
Reserved		CH14ASI	Reserved		CH15ASI		
R-0		R/WP-Eh	R-0		R/WP-Fh		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-23. DMA Request Assignment Register 3 (DREQASI3) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29-24	CH12ASI	0 ... 1Fh	Channel 12 assignment. This bit field chooses the DMA request assignment for channel 12. DMA request line 0 triggers channel 12. ... DMA request line 31 triggers channel 12.
23-22	Reserved	0	Read returns 0. Writes have no effect.
21-16	CH13ASI	0 ... 1Fh	Channel 13 assignment. This bit field chooses the DMA request assignment for channel 13. DMA request line 0 triggers channel 13. ... DMA request line 31 triggers channel 13.
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-8	CH14ASI	0 ... 1Fh	Channel 14 assignment. This bit field chooses the DMA request assignment for channel 14. DMA request line 0 triggers channel 14. ... DMA request line 31 triggers channel 14.
7-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	CH15ASI	0 ... 1Fh	Channel 15 assignment. This bit field chooses the DMA request assignment for channel 15. DMA request line 0 triggers channel 15. ... DMA request line 31 triggers channel 15.

### 16.3.1.16 Port Assignment Register 0 (PAR0)

**Figure 16-33. Port Assignment Register 0 (PAR0) [offset = 94h]**

31	30	28	27	26	24	23	22	20	19	18	16
Rsvd.	CH0PA	Rsvd.	CH1PA	Rsvd.	CH2PA	Rsvd.	CH3PA				
R-0	R/WP-0	R-0	R/WP-0	R-0	R/WP-0	R-0	R/WP-0	R-0	R-0	R/WP-0	
15	14	12	11	10	8	7	6	4	3	2	0
Rsvd.	CH4PA	Rsvd.	CH5PA	Rsvd.	CH6PA	Rsvd.	CH7PA				
R-0	R/WP-0	R-0	R/WP-0	R-0	R/WP-0	R-0	R/WP-0	R-0	R-0	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-24. Port Assignment Register 0 (PAR0) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read returns 0. Writes have no effect.
30-28	CH0PA	1xx 0xx	These bit fields determine to which port channel 0 is assigned. Port B Reserved
27	Reserved	0	Read returns 0. Writes have no effect.
26-24	CH1PA	1xx 0xx	These bit fields determine to which port channel 1 is assigned. Port B Reserved
23	Reserved	0	Read returns 0. Writes have no effect.
22-20	CH2PA	1xx 0xx	These bit fields determine to which port channel 2 is assigned. Port B Reserved
19	Reserved	0	Read returns 0. Writes have no effect.
18-16	CH3PA	1xx 0xx	These bit fields determine to which port channel 3 is assigned. Port B Reserved
15	Reserved	0	Read returns 0. Writes have no effect.
14-12	CH4PA	1xx 0xx	These bit fields determine to which port channel 4 is assigned. Port B Reserved
11	Reserved	0	Read returns 0. Writes have no effect.
10-8	CH5PA	1xx 0xx	These bit fields determine to which port channel 5 is assigned. Port B Reserved
7	Reserved	0	Read returns 0. Writes have no effect.
6-4	CH6PA	1xx 0xx	These bit fields determine to which port channel 6 is assigned. Port B Reserved
3	Reserved	0	Read returns 0. Writes have no effect.
2-0	CH7PA	1xx 0xx	These bit fields determine to which port channel 7 is assigned. Port B Reserved

### 16.3.1.17 Port Assignment Register 1 (PAR1)

**Figure 16-34. Port Assignment Register 1 (PAR1) [offset = 98h]**

31	30	28	27	26	24	23	22	20	19	18	16
Rsvd.	CH8PA	Rsvd.	CH9PA	Rsvd.	CH10PA	Rsvd.	CH11PA				
R-0	R/WP-0	R-0	R/WP-0	R-0	R/WP-0	R-0	R/WP-0	R-0	R-0	R/WP-0	
15	14	12	11	10	8	7	6	4	3	2	0
Rsvd.	CH12PA	Rsvd.	CH13PA	Rsvd.	CH14PA	Rsvd.	CH15PA				
R-0	R/WP-0	R-0	R/WP-0	R-0	R/WP-0	R-0	R/WP-0	R-0	R-0	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-25. Port Assignment Register 1 (PAR1) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read returns 0. Writes have no effect.
30-28	CH8PA	1xx 0xx	These bit fields determine to which port channel 8 is assigned. Port B Reserved
27	Reserved	0	Read returns 0. Writes have no effect.
26-24	CH9PA	1xx 0xx	These bit fields determine to which port channel 9 is assigned. Port B Reserved
23	Reserved	0	Read returns 0. Writes have no effect.
22-20	CH10PA	1xx 0xx	These bit fields determine to which port channel 10 is assigned. Port B Reserved
19	Reserved	0	Read returns 0. Writes have no effect.
18-16	CH11PA	1xx 0xx	These bit fields determine to which port channel 11 is assigned. Port B Reserved
15	Reserved	0	Read returns 0. Writes have no effect.
14-12	CH12PA	1xx 0xx	These bit fields determine to which port channel 12 is assigned. Port B Reserved
11	Reserved	0	Read returns 0. Writes have no effect.
10-8	CH13PA	1xx 0xx	These bit fields determine to which port channel 13 is assigned. Port B Reserved
7	Reserved	0	Read returns 0. Writes have no effect.
6-4	CH14PA	1xx 0xx	These bit fields determine to which port channel 14 is assigned. Port B Reserved
3	Reserved	0	Read returns 0. Writes have no effect.
2-0	CH15PA	1xx 0xx	These bit fields determine to which port channel 15 is assigned. Port B Reserved

### 16.3.1.18 FTC Interrupt Mapping Register (FTCMAP)

**NOTE:** On this device Group B Interrupts are not Implemented hence user software should configure only Group A interrupts.

**Figure 16-35. FTC Interrupt Mapping Register (FTCMAP) [offset = B4h]**

31	Reserved	16
	R-0	
15	FTCAB	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-26. FTC Interrupt Mapping Register (FTCMAP) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	FTCAB	0 1	Frame transfer complete (FTC) interrupt to Group A or Group B. The FTC interrupt of the corresponding channel is routed to Group A. The FTC interrupt of the corresponding channel is routed to Group B.

### 16.3.1.19 LFS Interrupt Mapping Register (LFSMAP)

**NOTE:** On this device Group B Interrupts are not Implemented hence user software should configure only Group A interrupts.

**Figure 16-36. LFS Interrupt Mapping Register (LFSMAP) [offset = BCh]**

31	Reserved	16
	R-0	
15	LFSAB	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-27. LFS Interrupt Mapping Register (LFSMAP) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	LFSAB	0 1	Last frame started (LFS) interrupt to Group A or Group B. The LFS interrupt of the corresponding channel is routed to Group A. The LFS interrupt of the corresponding channel is routed to Group B.

### 16.3.1.20 HBC Interrupt Mapping Register (HBCMAP)

---

**NOTE:** On this device Group B Interrupts are not implemented hence user software should configure only Group A interrupts.

---

**Figure 16-37. HBC Interrupt Mapping Register (HBCMAP) [offset = C4h]**

31		16
	Reserved	
	R-0	
15	HBCAB	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-28. HBC Interrupt Mapping Register (HBCMAP) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	HBCAB	0 1	Half block complete (HBC) interrupt to Group A or Group B. The HBC interrupt of the corresponding channel is routed to Group A. The HBC interrupt of the corresponding channel is routed to Group B.

### 16.3.1.21 BTC Interrupt Mapping Register (BTCMAP)

---

**NOTE:** On this device Group B Interrupts are not implemented hence user software should configure only Group A interrupts.

---

**Figure 16-38. BTC Interrupt Mapping Register (BTCMAP) [offset = CCh]**

31		16
	Reserved	
	R-0	
15	BTCAB	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-29. BTC Interrupt Mapping Register (BTCMAP) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BTCAB	0 1	Block transfer complete (BTC) interrupt to Group A or Group B The BTC interrupt of the corresponding channel is routed to Group A. The BTC interrupt of the corresponding channel is routed to Group B.

### 16.3.1.22 BER Interrupt Mapping Register (BERMAP)

**NOTE:** On this device Group B Interrupts are not implemented hence user software should configure only Group A interrupts.

**Figure 16-39. BER Interrupt Mapping Register (BERMAP) [offset = D4h]**

31	Reserved	16
	R-0	
15	BERAB	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-30. BER Interrupt Mapping Register (BERMAP) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BERAB	0 1	Bus error (BER) interrupt to Group A or Group B. The BER interrupt of the corresponding channel is routed to Group A. The BER interrupt of the corresponding channel is routed to Group B.

### 16.3.1.23 FTC Interrupt Enable Set (FTCINTENAS)

**Figure 16-40. FTC Interrupt Enable Set (FTCINTENAS) [offset = DCh]**

31	Reserved	16
	R-0	
15	FTCINTENA	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-31. FTC Interrupt Enable Set (FTCINTENAS) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	FTCINTENA	0 1	Frame transfer complete (FTC) interrupt enable. Read: The corresponding FTC interrupt of a channel is disabled. Write: Writing a zero to this bit has no effect. Read or write: The FTC interrupt of the corresponding channel is enabled.

### 16.3.1.24 FTC Interrupt Enable Reset (FTCINTENAR)

**NOTE:** On this device Group B Interrupts are not implemented hence user software should configure only Group A interrupts.

**Figure 16-41. FTC Interrupt Enable Reset (FTCINTENAR) [offset = E4h]**

31		16
	Reserved	
	R-0	
15	FTCINTDIS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-32. FTC Interrupt Enable Reset (FTCINTENAR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	FTCINTDIS	0	Frame transfer complete (FTC) interrupt disable. Read: The corresponding FTC interrupt of a channel is disabled. Write: Writing a zero to this bit has no effect.
		1	Read: The corresponding FTC interrupt of a channel is enabled. Write: The corresponding FTC interrupt is disabled.

### 16.3.1.25 LFS Interrupt Enable Set (LFSINTENAS)

**Figure 16-42. LFS Interrupt Enable Set (LFSINTENAS) [offset = ECCh]**

31		16
	Reserved	
	R-0	
15	LFSINTENA	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-33. LFS Interrupt Enable Set (LFSINTENAS) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	LFSINTENA	0	Last frame started (LFS) interrupt enable. Read: The corresponding LFS interrupt of a channel is disabled. Write: Writing a zero to this bit has no effect.
		1	Read or write: The LFS interrupt of the corresponding channel is disabled.

### 16.3.1.26 LFS Interrupt Enable Reset (LFSINTENAR)

**Figure 16-43. LFS Interrupt Enable Reset (LFSINTENAR) [offset = F4h]**

31	Reserved	16
	R-0	
15	LFSINTDIS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-34. LFS Interrupt Enable Reset (LFSINTENAR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	LFSINTDIS	0	Last frame started (LFS) interrupt disable. Read: The LFS interrupt of the corresponding channel is disabled. Write: Writing a zero to this bit has no effect.
		1	Read: The LFS interrupt of the corresponding channel is enabled. Write: The LFS interrupt of the corresponding channel is disabled.

### 16.3.1.27 HBC Interrupt Enable Set (HBCINTENAS)

**Figure 16-44. HBC Interrupt Enable Set (HBCINTENAS) [offset = FCh]**

31	Reserved	16
	R-0	
15	HBCINTENA	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-35. HBC Interrupt Enable Set (HBCINTENAS) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	HBCINTENA	0	Half block complete (HBC) interrupt enable. Read: The HBC interrupt of the corresponding channel is disabled. Write: Writing a zero to this bit has no effect.
		1	Read or write: The HBC interrupt of the corresponding channel is enabled.

### 16.3.1.28 HBC Interrupt Enable Reset (HBCINTENAR)

**Figure 16-45. HBC Interrupt Enable Reset (HBCINTENAR) [offset = 104h]**

31	Reserved	16
	R-0	
15	HBCINTDIS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-36. HBC Interrupt Enable Reset (HBCINTENAR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	HBCINTDIS	0	Half block complete (HBC) interrupt disable. Read: The HBC interrupt of the corresponding channel is disabled. Write: Writing a zero to this bit has no effect.
		1	Read: The HBC interrupt of the corresponding channel is enabled. Write: The HBC interrupt of the corresponding channel is disabled.

### 16.3.1.29 BTC Interrupt Enable Set (BTCINTENAS)

**Figure 16-46. BTC Interrupt Enable Set (BTCINTENAS) [offset = 10Ch]**

31	Reserved	16
	R-0	
15	BTCINTENA	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-37. BTC Interrupt Enable Set (BTCINTENAS) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BTCINTENA	0	Block transfer complete (BTC) interrupt enable. Read: The BTC interrupt of the corresponding channel is disabled. Write: Writing a zero to this bit has no effect.
		1	Read or write: The BTC interrupt of the corresponding channel is enabled.

### 16.3.1.30 BTC Interrupt Enable Reset (BTCINTENAR)

**Figure 16-47. BTC Interrupt Enable Reset (BTCINTENAR) [offset = 114h]**

31	Reserved	16
	R-0	
15	BTCINTDIS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-38. BTC Interrupt Enable Reset (BTCINTENAR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BTCINTDIS	0 1	Block transfer complete (BTC) interrupt disable. Read: The BTC interrupt of the corresponding channel is enabled. Write: Writing a zero to this bit has no effect. Read: The BTC interrupt of the corresponding channel is disabled. Write: The BTC interrupt of the corresponding channel is disabled.

### 16.3.1.31 Global Interrupt Flag Register (GINTFLAG)

**Figure 16-48. Global Interrupt Flag Register (GINTFLAG) [offset = 11Ch]**

31	Reserved	16
	R-0	
15	GINT	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-39. Global Interrupt Flag Register (GINTFLAG) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	GINT	0 1	Global interrupt flags. A global interrupt flag bit is an OR function of FTC, LFS, HBC, BTC and BER interrupt flags. 0 No interrupt is pending on the corresponding channel. 1 One or more of the five interrupt types (FTC, LFS, HBC, BTC, or BER) is pending on the corresponding channel.

### 16.3.1.32 FTC Interrupt Flag Register (FTCFLAG)

**Figure 16-49. FTC Interrupt Flag Register (FTCFLAG) [offset = 124h]**

31	Reserved	16
	R-0	
15	FTCI	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write 1 in privilege mode to clear the bit; -n = value after reset

**Table 16-40. FTC INTERRUPT FLAG Register (FTCFLAG) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	FTCI		<p>Frame transfer complete (FTC) flags.</p> <p><b>Note:</b> Reading from the respective interrupt channel offset register also clears the corresponding flag (see Section 16.3.1.37 and Section 16.3.1.42).</p> <p><b>Note:</b> The state of the flag bit can be polled even if the corresponding interrupt enable bit is cleared.</p> <p>Read: An FTC interrupt of the corresponding channel is not pending. Write: Writing a zero to this bit has no effect.</p> <p>Read: An FTC interrupt of the corresponding channel is pending. Write: The flag is cleared.</p>

### 16.3.1.33 LFS Interrupt Flag Register (LFSFLAG)

**Figure 16-50. LFS Interrupt Flag Register (LFSFLAG) [offset = 12Ch]**

31	Reserved	16
	R-0	
15	LFSI	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write 1 in privilege mode to clear the bit; -n = value after reset

**Table 16-41. LFS Interrupt Flag Register (LFSFLAG) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	LFSI		<p>Last frame started (LFS) flags.</p> <p><b>Note:</b> Reading from the respective interrupt channel offset register also clears the corresponding flag (see Section 16.3.1.38 and Section 16.3.1.43).</p> <p><b>Note:</b> The state of the flag bit can be polled even if the corresponding interrupt enable bit is cleared.</p> <p>Read: An LFS interrupt of the corresponding channel is not pending. Write: Writing a zero to this bit has no effect.</p> <p>Read: An LFS interrupt of the corresponding channel is pending. Write: The flag is cleared.</p>

### 16.3.1.34 HBC Interrupt Flag Register (HBCFLAG)

**Figure 16-51. HBC Interrupt Flag Register (HBCFLAG) [offset = 134h]**

31	Reserved	16
	R-0	
15	HBCI	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write 1 in privilege mode to clear the bit; -n = value after reset

**Table 16-42. HBC Interrupt Flag (HBCFLAG) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	HBCI		<p>Half block transfer (HBC) complete flags.</p> <p><b>Note:</b> Reading from the respective interrupt channel offset register also clears the corresponding flag (see Section 16.3.1.39 and Section 16.3.1.44).</p> <p><b>Note:</b> The state of the flag bit can be polled even if the corresponding interrupt enable bit is cleared.</p> <p>0      Read: An HBC interrupt of the corresponding channel is not pending.         Write: Writing a zero to this bit has no effect.</p> <p>1      Read: An HBC interrupt of the corresponding channel is pending.         Write: The flag is cleared.</p>

### 16.3.1.35 BTC Interrupt Flag Register (BTCFLAG)

**Figure 16-52. BTC Interrupt Flag Register (BTCFLAG) [offset = 13Ch]**

31	Reserved	16
	R-0	
15	BTCI	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write 1 in privilege mode to clear the bit; -n = value after reset

**Table 16-43. BTC Interrupt Flag Register (BTCFLAG) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BTCI		<p>Block transfer complete (BTC) flags.</p> <p><b>Note:</b> Reading from the respective interrupt channel offset register also clears the corresponding flag (see Section 16.3.1.40 and Section 16.3.1.45).</p> <p><b>Note:</b> The state of the flag bit can be polled even if the corresponding interrupt enable bit is cleared.</p> <p>0      Read: A BTC interrupt of the corresponding channel is not pending.         Write: Writing a zero to this bit has no effect.</p> <p>1      Read: A BTC interrupt of the corresponding channel is pending.         Write: The flag is cleared.</p>

### 16.3.1.36 BER Interrupt Flag Register (BERFLAG)

**Figure 16-53. BER Interrupt Flag Register (BERFLAG) [offset = 144h]**

31	Reserved	16
	R-0	
15	BERI	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write 1 in privilege mode to clear the bit; -n = value after reset

**Table 16-44. BER Interrupt Flag Register (BERFLAG) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BERI		<p>Bus error (BER) flags.</p> <p><b>Note:</b> Reading from the respective interrupt channel offset register also clears the corresponding flag (see <a href="#">Section 16.3.1.41</a> and <a href="#">Section 16.3.1.46</a>).</p> <p><b>Note:</b> The state of the flag bit can be polled even if the corresponding interrupt enable bit is cleared.</p> <p>Read: An BER interrupt of the corresponding channel is not pending. Write: Writing a zero to this bit has no effect.</p> <p>Read: An BER interrupt of the corresponding channel is pending. Write: The flag is cleared.</p>

### 16.3.1.37 FTCA Interrupt Channel Offset Register (FTCAOFFSET)

**Figure 16-54. FTCA Interrupt Channel Offset Register (FTCAOFFSET) [offset = 14Ch]**

31	Reserved	16
	R-0	
15	8      7      6      5	0
	Reserved	sbz    sbz    FTCA
	R-0	R-0    R-0    R-0

LEGEND: R = Read only; -n = value after reset

**Table 16-45. FTCA Interrupt Channel Offset Register (FTCAOFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
7-6	sbz		These bits should always be programmed as zero.
5-0	FTCA		<p>Channel causing FTC interrupt Group A. These bits contain the channel number of the pending interrupt for Group A if the corresponding interrupt enable is set.</p> <p><b>Note:</b> Reading this location clears the corresponding interrupt pending flag (see <a href="#">Section 16.3.1.32</a>) with the highest priority.</p> <p>0      No interrupt is pending. 1      Channel 0 is causing the pending interrupt Group A. 10h    Channel 15 is causing the pending interrupt Group A.</p>

### 16.3.1.38 LFSA Interrupt Channel Offset Register (LFSAOFFSET)

**Figure 16-55. LFSA Interrupt Channel Offset Register (LFSAOFFSET) [offset = 150h]**

31	Reserved								16
R-0									
15	8	7	6	5	0				
	Reserved		sbz	sbz		LFSA			
	R-0		R-0	R-0		R-0			

LEGEND: R = Read only; -n = value after reset

**Table 16-46. LFSA Interrupt Channel Offset Register (LFSAOFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
7-6	sbz		These bits should always be programmed as zero.
5-0	LFSA		Channel causing LFS interrupt Group A. These bits contain the channel number of the pending interrupt for Group A if the corresponding interrupt enable is set.  <b>Note: Reading this location clears the corresponding interrupt pending flag (see Section 16.3.1.33) with the highest priority.</b>
		0	No interrupt is pending.
		1	Channel 0 is causing the pending interrupt Group A.
		10h	Channel 15 is causing the pending interrupt Group A.

### 16.3.1.39 HBCA Interrupt Channel Offset Register (HBCAOFFSET)

**Figure 16-56. HBCA Interrupt Channel Offset Register (HBCAOFFSET) [offset = 154h]**

31	Reserved								16
R-0									
15	8	7	6	5	0				
	Reserved		sbz	sbz		HBCA			
	R-0		R-0	R-0		R-0			

LEGEND: R = Read only; -n = value after reset

**Table 16-47. HBCA Interrupt Channel Offset Register (HBCAOFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
7-6	sbz		These bits should always be programmed as zero.
5-0	HBCA		Channel causing HBC interrupt Group A. These bits contain the channel number of the pending interrupt for Group A if the corresponding interrupt enable is set.  <b>Note: Reading this location clears the corresponding interrupt pending flag (see Section 16.3.1.34) with the highest priority.</b>
		0	No interrupt is pending.
		1	Channel 0 is causing the pending interrupt Group A.
		10h	Channel 15 is causing the pending interrupt Group A.

### 16.3.1.40 BTCA Interrupt Channel Offset Register (BTCAOFFSET)

**Figure 16-57. BTCA Interrupt Channel Offset Register (BTCAOFFSET) [offset = 158h]**

31	Reserved								16
R-0									
15	8	7	6	5	0				
	Reserved		sbz	sbz				BTCA	
	R-0		R-0	R-0				R-0	

LEGEND: R = Read only; -n = value after reset

**Table 16-48. BTCA Interrupt Channel Offset Register (BTCAOFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
7-6	sbz		These bits should always be programmed as zero.
5-0	BTCA		Channel causing BTC interrupt Group A. These bits contain the channel number of the pending interrupt for Group A if the corresponding interrupt enable is set. <b>Note:</b> Reading this location clears the corresponding interrupt pending flag (see <a href="#">Section 16.3.1.35</a> ) with the highest priority. 0 No interrupt is pending. 1 Channel 0 is causing the pending interrupt Group A. 10h Channel 15 is causing the pending interrupt Group A.

### 16.3.1.41 BERA Interrupt Channel Offset Register (BERAOFFSET)

**Figure 16-58. BERA Interrupt Channel Offset Register (BERAOFFSET) [offset = 15Ch]**

31	Reserved								16
R-0									
15	8	7	6	5	0				
	Reserved		sbz	sbz				BERA	
	R-0		R-0	R-0				R-0	

LEGEND: R = Read only; -n = value after reset

**Table 16-49. BERA Interrupt Channel Offset Register (BERAOFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
7-6	sbz		These bits should always be programmed as zero.
5-0	BERA		Channel causing BER interrupt Group A. These bits contain the channel number of the pending interrupt for Group A if the corresponding interrupt enable is set. <b>Note:</b> Reading this location clears the corresponding interrupt pending flag (see <a href="#">Section 16.3.1.36</a> ) with the highest priority. 0 No interrupt is pending. 1 Channel 0 is causing the pending interrupt Group A. 10h Channel 15 is causing the pending interrupt Group A.

### 16.3.1.42 FTCB Interrupt Channel Offset Register (FTCBOFFSET)

**Figure 16-59. FTCB Interrupt Channel Offset Register (FTCBOFFSET) [offset = 160h]**

31	Reserved								16
R-0									
15	Reserved				8	7	6	5	0
	R-0				sbz	sbz	FTCB		

LEGEND: R = Read only; -n = value after reset

**Table 16-50. FTCB Interrupt Channel Offset Register (FTCBOFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
7-6	sbz		These bits should always be programmed as zero.
5-0	FTCB		Channel causing FTC interrupt Group B. These bits contain the channel number of the pending interrupt for Group B if the corresponding interrupt enable is set. <b>Note:</b> Reading this location clears the corresponding interrupt pending flag (see Section 16.3.1.32) with the highest priority. 0 No interrupt is pending. 1 Channel 0 is causing the pending interrupt Group B. 10h Channel 15 is causing the pending interrupt Group B.

### 16.3.1.43 LFSB Interrupt Channel Offset Register (LFSBOFFSET)

**Figure 16-60. LFSB Interrupt Channel Offset Register (LFSBOFFSET) [offset = 164h]**

31	Reserved								16
R-0									
15	Reserved				8	7	6	5	0
	R-0				sbz	sbz	LFSB		

LEGEND: R = Read only; -n = value after reset

**Table 16-51. LFSB Interrupt Channel Offset Register (LFSBOFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
7-6	sbz		These bits should always be programmed as zero.
5-0	LFSB		Channel causing LFS interrupt Group B. These bits contain the channel number of the pending interrupt for Group B if the corresponding interrupt enable is set. <b>Note:</b> Reading this location clears the corresponding interrupt pending flag (see Section 16.3.1.33) with the highest priority. 0 No interrupt is pending. 1 Channel 0 is causing the pending interrupt Group B. 10h Channel 15 is causing the pending interrupt Group B.

### 16.3.1.44 HBCB Interrupt Channel Offset Register (HBCBOFFSET)

**Figure 16-61. HBCB Interrupt Channel Offset Register (HBCBOFFSET) [offset = 168h]**

31	Reserved								16
R-0									
15	Reserved		8	7	6	5	0		
R-0		sbz		sbz		HBCB		R-0	

LEGEND: R = Read only; -n = value after reset

**Table 16-52. HBCB Interrupt Channel Offset Register (HBCBOFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
7-6	sbz		These bits should always be programmed as zero.
5-0	HBCB		Channel causing HBC interrupt Group B. These bits contain the channel number of the pending interrupt for Group B if the corresponding interrupt enable is set. <b>Note:</b> Reading this location clears the corresponding interrupt pending flag (see <a href="#">Section 16.3.1.34</a> ) with the highest priority. 0 No interrupt is pending. 1 Channel 0 is causing the pending interrupt Group B. 10h Channel 15 is causing the pending interrupt Group B.

### 16.3.1.45 BTCB Interrupt Channel Offset Register (BTCBOFFSET)

**Figure 16-62. BTCB Interrupt Channel Offset Register (BTCBOFFSET) [offset = 16Ch]**

31	Reserved								16
R-0									
15	Reserved		8	7	6	5	0		
R-0		sbz		sbz		BTCB		R-0	


LEGEND: R = Read only; -n = value after reset

**Table 16-53. BTCB Interrupt Channel Offset Register (BTCBOFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
7-6	sbz		These bits should always be programmed as zero.
5-0	BTCB		Channel causing BTC interrupt Group B. These bits contain the channel number of the pending interrupt for Group B if the corresponding interrupt enable is set. <b>Note:</b> Reading this location clears the corresponding interrupt pending flag (see <a href="#">Section 16.3.1.35</a> ) with the highest priority. 0 No interrupt is pending. 1 Channel 0 is causing the pending interrupt Group B. 10h Channel 15 is causing the pending interrupt Group B.

### 16.3.1.46 BERB Interrupt Channel Offset Register (BERBOFFSET)

**Figure 16-63. BERB Interrupt Channel Offset Register (BERBOFFSET) [offset = 170h]**



LEGEND: R = Read only; -n = value after reset

**Table 16-54. BERB Interrupt Channel Offset Register (BERBOFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
7-6	sbz		These bits should always be programmed as zero.
5-0	BERB		Channel causing BER interrupt Group B. These bits contain the channel number of the pending interrupt for Group B if the corresponding interrupt enable is set. <b>Note:</b> Reading this location clears the corresponding interrupt pending flag (see <a href="#">Section 16.3.1.36</a> ) with the highest priority. 0 No interrupt is pending. 1 Channel 0 is causing the pending interrupt Group B. 10h Channel 15 is causing the pending interrupt Group B.

### 16.3.1.47 Port Control Register (PTCRL)

**Figure 16-64. Port Control Register (PTCRL) [offset = 178h]**

31	Reserved	25	24
	R-0		
23	19	18	17
	Reserved	BYB	PSFRHQPB
	R-0		
15	Reserved	R/WP-0	R/WP-0
	R-0		
0	Reserved	R/WP-0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-55. Port Control Register (PTCRL) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	PENDB	0	Transfers pending for Port B. This flag determines if transfers are ongoing on port B. The flag will be cleared if no transfers are performed. It can be used to determine if there is still data transferred while DMA_EN is set to 0 in GCTCRL. In this case, once all transfers are finished, the flag will be set to 0.
		1	No transfers are pending. Transfers are pending.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	BYB	0	Bypass FIFO B. FIFO B is not bypassed.
		1	FIFO B is bypassed. Writing 1 to this bit limits the FIFO depth to the size of one element. That means that after one element is read, the write-out to the destination will begin. This feature is particularly useful to minimize switching latency between channels. <b>Note: This feature does not make optimal use of bus bandwidth.</b>
17	PSFRHQPB	0	Priority scheme fix or rotate for high priority queue of Port B. Fixed priority is used.
		1	Rotation priority is used.
16	PSFRLQPB	0	Priority scheme fix or rotate for low priority queue of Port B. The fixed priority scheme is used.
		1	The rotation priority scheme is used.
15-0	Reserved	0	Read returns 0. Writes have no effect.

### 16.3.1.48 RAM Test Control (RTCTRL)

**Figure 16-65. RAM Test Control (RTCTRL) [offset = 17Ch]**

31	Reserved	16
R-0		
15	Reserved	1 0
R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-56. RAM Test Control (RTCTRL) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	RTC	0	RAM Test Control. Writing a one to this bit opens the write access to the reserved locations of control packet RAM as defined in the memory map. <b>Note: This bit should be set to zero during normal operation.</b>
		1	RAM Test Control Disabled. RAM Test Control Enabled..

### 16.3.1.49 Debug Control (DCTRL)

**Figure 16-66. Debug Control (DCTRL) [offset = 180h]**

31	29	28	24	23	17	16
Reserved	CHNUM		Reserved		DMADBGS	
R-0 R-0 R-0 R-0 R/WC-0						
15	Reserved		1	0	DBGEN	
R-0					R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 16-57. Debug Control (DCTRL) Field Descriptions**


Bit	Field	Value	Description
31-29	Reserved	0	Read returns 0. Writes have no effect.
28-24	CHNUM	0-1Fh	Channel Number. This bit field indicates the channel number that causes the watchpoint to match.
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	DMADBGS	0	DMA debug status. When a watchpoint is set up to watch for a unique bus address or a range of addresses is true on one of the three bus ports, then the DMA debug status bit is set to 1 and a debug request signal is asserted to the main CPU. The CPU must write a 1 to clear this bit for the DMA controller to release the debug request signal.  Read: No watchpoint condition is detected. Write: Writing a zero to this bit has no effect.  Read: The watchpoint condition is detected. Write: The bit is cleared.
15-1	Reserved	0	Read returns 0. Writes have no effect.

**Table 16-57. Debug Control (DCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
0	DBGEN		<p>Debug Enable.</p> <p><b>Note:</b> This bit can only be set when using a debugger.</p> <p><b>Note:</b> This bit is reset when Test reset (nTRST) is low.</p>
		0	Debug is disabled.
		1	The watchpoint checking logics is enabled.

### **16.3.1.50 Watch Point Register (WPR)**

**Figure 16-67. Watch Point Register (WPR) [offset = 184h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-58. Watch Point Register (WPR) Field Descriptions**

Bit	Field	Value	Description
31-0	WP	0-FFFF FFFFh	<p>Watch point.</p> <p><b>Note:</b> These bits can only be set when using a debugger.</p> <p>This register is only reset by a test reset (nTRST). A 32-bit address can be programmed into this register as a watchpoint. This register is used with the watch mask register (WMR).</p> <p>When the DBGEN bit in the DCTRL register is set and a unique address or a range of addresses are detected on the AHB address bus of Port B, a debug request signal is sent to the ARM CPU. The state machine of the port in which the watchpoint condition is true is frozen.</p>

### **16.3.1.51 Watch Mask Register (WMR)**

**Figure 16-68. Watch Mask Register (WMR) [offset = 188h]**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-59. Watch Mask Register (WMR) Field Descriptions**

Bit	Field	Value	Description
31-0	WM		<p>Watch mask.</p> <p><b>Note: These bits can only be set when using a debugger.</b></p> <p>This register is only reset by a test reset (nTRST).</p> <p>0 Setting a bit to 0 allows the bit in the WPR register to be used for address matching for a watch point.</p> <p>1 Setting a bit to 1 in the WMR register masks the corresponding bit in the WPR register and is disregarded in the comparison.</p>

### 16.3.1.52 Port B Active Channel Source Address Register (PBACSADDR)

**Figure 16-69. Port B Active Channel Source Address Register (PBACDADDR) [offset = 198h]**



LEGEND: R = Read only; -n = value after reset

**Table 16-60. Port B Active Channel Source Address Register (PBACDADDR) Field Descriptions**

Bit	Field	Value	Description
31-0	PBACSA	0-FFFF FFFFh	Port B Active Channel Source Address. This register contains the current source address of the active channel as broadcasted in <a href="#">Section 16.3.1.3</a> for Port B.

### 16.3.1.53 Port B Active Channel Destination Address Register (PBACDADDR)

**Figure 16-70. Port B Active Channel Destination Address Register (PBACDADDR) [offset = 19Ch]**

31	PBACDA	16
	R-0	
15	PBACDA	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 16-61. Port B Active Channel Destination Address Register (PBACDADDR) Field Descriptions**

Bit	Field	Value	Description
31-0	PBACDA	0-FFFF FFFFh	Port B Active Channel Destination Address. This register contains the current destination address of the active channel as broadcasted in <a href="#">Section 16.3.1.3</a> for Port B.

### 16.3.1.54 Port B Active Channel Transfer Count Register (PBACTC)

**Figure 16-71. Port B Active Channel Transfer Count Register (PBACTC) [offset = 1A0h]**

31	29	28	PBFTCOUNT	16
Reserved			R-0	
15	13	12	PBETCOUNT	0
Reserved			R-0	

LEGEND: R = Read only; -n = value after reset

**Table 16-62. Port B Active Channel Transfer Count Register (PBACTC) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Read returns 0. Writes have no effect.
28-16	PBFTCOUNT	0-1FFFh	Port B active channel frame count. These bits contain the current frame count value of the active channel as broadcasted in <a href="#">Section 16.3.1.3</a> for Port B.
15-13	Reserved	0	Read returns 0. Writes have no effect.
12-0	PBETCOUNT	0-1FFFh	Port B active channel element count. These bits contain the current element count value of the active channel as broadcasted in <a href="#">Section 16.3.1.3</a> for Port B.

### 16.3.1.55 Parity Control Register (DMAPCR)

**Figure 16-72. Parity Control Register (DMAPCR) [offset = 1A8h]**

31	Reserved								15	16
	R-0								R/WP-0	
15	9	8	7	4	3				0	
	Reserved	TEST	Reserved	PARITY_ENA						
	R-0	R/WP-0	R-0	R/WP-5h						

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-63. Parity Control Register (DMAPCR) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Read returns 0. Writes have no effect.
16	ERRA	0	Error action. If a parity error is detected on control packet x (x = 0, 1, ... n), then the enable/disable state of control packet x remains unchanged.
		1	If a parity error is detected on control packet x (x = 0, 1, ... n), then the DMA controller is disabled immediately. If a frame on control packet x is processed at the time the parity error is detected, then remaining elements of this frame will not be transferred anymore. The DMA will be disabled regardless of whether the error was detected during a read to the control packet RAM performed by the DMA state machine or by a different master.
		5h	The parity check is disabled.
15-9	Reserved	0	Read returns 0. Writes have no effect.
		0	When this bit is set, the parity bits are memory mapped to make them accessible by the CPU.
		1	The parity bits are not memory mapped.
7-4	TEST	0	The parity bits are memory mapped.
		0	Read returns 0. Writes have no effect.
		5h	Parity error detection enable. This bit field enables or disables the parity check on read operations and the parity calculation on write operations. If parity checking is enabled and a parity error is detected the DMA_UERR signal is activated.
3-0	PARITY_ENA	All other values	The parity check is disabled. The parity check is enabled.  <b>Note: It is recommended to write Ah to enable parity check, to guard against soft error from flipping PARITY_ENA to a disable state.</b>

### 16.3.1.56 DMA Parity Error Address Register (DMAPAR)

**Figure 16-73. DMA Parity Error Address Register (DMAPAR) [offset = 1ACh]**

31	25	24	23	16
Reserved	EDFLAG		Reserved	
R-0	R-0		R-0	
15	12	11		0
Reserved			ERRORADDRESS	
			R-X	

LEGEND: R/W = Read/Write; R = Read only; X= Undefined; -n = value after reset

**Table 16-64. DMA Parity Error Address Register (DMAPAR) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	EDFLAG		Parity Error Detection Flag. This flag indicates if a parity error occurred on reading DMA Control packet RAM.
		0	Read: No error occurred. Write: No effect.
		1	Read: Error detected and the address is captured in DMAPAR's ERROR_ADDRESS field Write: Clears the bit.
23-12	Reserved	0	Read returns 0. Writes have no effect.
11-0	ERRORADDRESS	0-FFFh	Error address. These bits hold the address of the first parity error generated in the RAM. This error address is frozen from being updated until it is read by the CPU. During emulation mode when SUSPEND is high, this address is frozen even when read. <b>Note: The error address register will not be reset by PORRST nor by any other reset source.</b>

### 16.3.1.57 DMA Memory Protection Control Register (DMAMPCTRL)

**Figure 16-74. DMA Memory Protection Control Register (DMAMPCTRL) [offset = 1B0h]**

31	29	28	27	26	25	24
Reserved		INT3AB	INT3ENA		REG3AP	REG3ENA
R-0		R/WP-0	R/WP-0		R/WP-0	R/WP-0
23	21	20	19	18	17	16
Reserved		INT2AB	INT2ENA		REG2AP	REG2ENA
R-0		R/WP-0	R/WP-0		R/WP-0	R/WP-0
15	13	12	11	10	9	8
Reserved		INT1AB	INT1ENA		REG1AP	REG1ENA
R-0		R/WP-0	R/WP-0		R/WP-0	R/WP-0
7	5	4	3	2	1	0
Reserved		INT0AB	INT0ENA		REG0AP	REG0ENA
R-0		R/WP-0	R/WP-0		R/WP-0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-65. DMA Memory Protection Control Register (DMAMPCTRL) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Read returns 0. Writes have no effect.
28	INT3AB	0 1	Interrupt assignment of region 3 to Group A or Group B. The interrupt is routed to the VIM (Group A). The interrupt is routed to the second CPU (Group B).
27	INT3ENA	0 1	Interrupt enable of region 3. The interrupt is disabled. The interrupt is enabled.
26-25	REG3AP	0 1h 2h 3h	Region 3 access permission. These bits determine the access permission for region 3 All accesses are allowed. Read only accesses are allowed. Write only accesses are allowed. No accesses are allowed.
24	REG3ENA	0 1	Region 3 enable. The region is disabled (no address checking done). The region is enabled (address and access permission checking done).
23-21	Reserved	0	Read returns 0. Writes have no effect.
20	INT2AB	1 0	Interrupt assignment of region 2 to Group A or Group B. The interrupt is routed to the VIM (Group A). The interrupt is routed to the second CPU (Group B).
19	INT2ENA	1 0	Interrupt enable of region 2. The interrupt is disabled. The interrupt is enabled.
18-17	REG2AP	0 1h 2h 3h	Region 2 access permission. These bits determine the access permission for region 2. All accesses are allowed. Read only accesses are allowed. Write only accesses are allowed. No accesses are allowed.
16	REG2ENA	0 1	Region 2 enable. The region is disabled (no address checking done). The region is enabled (address and access permission checking done).

**Table 16-65. DMA Memory Protection Control Register (DMAMPCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
15-13	Reserved	0	Reads return 0. Writes have no effect.
12	INT1AB	0	Interrupt assignment of region 1 to Group A or Group B. The interrupt is routed to the VIM (Group A).
		1	The interrupt is routed to the second CPU (Group B).
11	INT1ENA	0	Interrupt enable of region 1. The interrupt is disabled.
		1	The interrupt is enabled.
10-9	REG1AP	0	Region 1 access permission. These bits determine the access permission for region 3 All accesses are allowed.
		1h	Read only accesses are allowed.
		2h	Write only accesses are allowed.
		3h	No accesses are allowed.
8	REG1ENA	0	Region 1 enable. The region is disabled (no address checking done).
		1	The region is enabled (address and access permission checking done).
7-5	Reserved	0	Reads return zeros and writes have no effect.
4	INT0AB	0	Interrupt assignment of region 0 to Group A or Group B. The interrupt is routed to the VIM (Group A).
		1	The interrupt is routed to the DSP CPU (Group B).
3	INT0ENA	0	Interrupt enable of region 0. The interrupt is disabled.
		1	The interrupt is enabled.
2-1	REG0AP	0	Region 0 access permission. These bits determine the access permission for region 0. All accesses are allowed.
		1h	Read only accesses are allowed.
		2h	Write only accesses are allowed.
		3h	No accesses are allowed.
0	REG0ENA	0	Region 0 enable. The region is disabled (no address checking done).
		1	The region is enabled (address and access permission checking done).

### 16.3.1.58 DMA Memory Protection Status Register (DMAMPST)

**Figure 16-75. DMA Memory Protection Status Register (DMAMPST) [offset = 1B4h]**

31	25	24	23	17	16
Reserved	REG3FT		Reserved	REG2FT	
R-0	R/WC-0		R-0	R/WC-0	
15	9	8	7	1	0
Reserved	REG1FT		Reserved	REG0FT	
R-0	R/WC-0		R-0	R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 16-66. DMA Memory Protection Status Register (DMAMPST) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	REG3FT	0	Region 3 fault. This bit determines whether an access permission violation was detected in this region. 0 No fault was detected. 1 Read: A fault was detected. Write: The bit was cleared.
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	REG2FT	0	Region 2 fault. This bit determines whether a access permission violation was detected in this region. 0 No fault was detected. 1 Read: A fault was detected. Write: The bit was cleared.
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	REG1FT	0	Region 1 fault. This bit determines whether an access permission violation was detected in this region. 0 No fault was detected. 1 Read: A fault was detected. Write: The bit was cleared.
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	REG0FT	0	Region 0 fault. This bit determines whether a access permission violation was detected in this region. 0 No fault was detected. 1 Read: A fault was detected. Write: The bit was cleared.

### 16.3.1.59 DMA Memory Protection Region 0 Start Address Register (DMAMPR0S)

**Figure 16-76. DMA Memory Protection Region 0 Start Address Register (DMAMPR0S) [offset = 1B8h]**

31	STARTADDRESS	16
	R/WP-0	
15	STARTADDRESS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-67. DMA Memory Protection Region 0 Start Address Register (DMAMPR0S) Field Descriptions**

Bit	Field	Value	Description
31-0	STARTADDRESS	0xFFFF FFFFh	Start Address defines the address at which the region begins.

### 16.3.1.60 DMA Memory Protection Region 0 End Address Register (DMAMPR0E)

**Figure 16-77. DMA Memory Protection Region 0 End Address Register (DMAMPR0E) [offset = 1BCh]**

31	ENDADDRESS	16
	R/WP-0	
15	ENDADDRESS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-68. DMA Memory Protection Region 0 End Address Register (DMAMPR0E) Field Descriptions**

Bit	Field	Value	Description
31-0	ENDADDRESS	0xFFFF FFFFh	End Address defines the address at which the region ends. The end address usually is larger than the start address for this region; otherwise, the region will wrap around at the end of the address space.

### 16.3.1.61 DMA Memory Protection Region 1 Start Address Register (DMAMPR1S)

**Figure 16-78. DMA Memory Protection Region 1 Start Address Register (DMAMPR1S) [offset = 1C0h]**

31	STARTADDRESS	16
R/WP-0		
15	STARTADDRESS	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-69. DMA Memory Protection Region 1 Start Address Register (DMAMPR1S) Field Descriptions**

Bit	Field	Value	Description
31-0	STARTADDRESS	0xFFFF FFFFh	Start Address defines the address at which the region begins.

### 16.3.1.62 DMA Memory Protection Region 1 End Address Register (DMAMPR1E)

**Figure 16-79. DMA Memory Protection Region 1 End Address Register (DMAMPR1E) [offset = 1C4h]**

31	ENDADDRESS	16
R/WP-0		
15	ENDADDRESS	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-70. DMA Memory Protection Region 1 End Address Register (DMAMPR1E) Field Descriptions**

Bit	Field	Value	Description
31-0	ENDADDRESS	0xFFFF FFFFh	End Address defines the address at which the region ends. The end address usually is larger than the start address for this region; otherwise the region will wrap around at the end of the address space.

### 16.3.1.63 DMA Memory Protection Region 2 Start Address Register (DMAMPR2S)

**Figure 16-80. DMA Memory Protection Region 2 Start Address Register (DMAMPR2S) [offset = 1C8h]**

31	STARTADDRESS	16
	R/WP-0	
15	STARTADDRESS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-71. DMA Memory Protection Region 2 Start Address Register (DMAMPR2S) Field Descriptions**

Bit	Field	Value	Description
31-0	STARTADDRESS	0xFFFF FFFFh	Start Address defines the address at which the region begins.

### 16.3.1.64 DMA Memory Protection Region 2 End Address Register (DMAMPR2E)

**Figure 16-81. DMA Memory Protection Region 2 End Address Register (DMAMPR2E) [offset = 1CCh]**

31	ENDADDRESS	16
	R/WP-0	
15	ENDADDRESS	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-72. DMA Memory Protection Region 2 End Address Register (DMAMPR2E) Field Descriptions**

Bit	Field	Value	Description
31-0	ENDADDRESS	0xFFFF FFFFh	End Address defines the address at which the region ends. The end address usually is larger than the start address for this region; otherwise the region will wrap around at the end of the address space.

### 16.3.1.65 DMA Memory Protection Region 3 Start Address Register (DMAMPR3S)

**Figure 16-82. DMA Memory Protection Region 3 Start Address Register (DMAMPR3S) [offset = 1D0h]**

31	STARTADDRESS	16
R/WP-0		
15	STARTADDRESS	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-73. DMA Memory Protection Region 3 Start Address Register (DMAMPR3S) Field Descriptions**

Bit	Field	Value	Description
31-0	STARTADDRESS	0xFFFF FFFFh	Start Address defines the address at which the region begins.

### 16.3.1.66 DMA Memory Protection Region 3 End Address Register (DMAMPR3E)

**Figure 16-83. DMA Memory Protection Region 3 End Address Register (DMAMPR3E) [offset = 1D4h]**

31	ENDADDRESS	16
R/WP-0		
15	ENDADDRESS	0
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 16-74. DMA Memory Protection Region 3 End Address Register (DMAMPR3E) Field Descriptions**

Bit	Field	Value	Description
31-0	ENDADDRESS	0xFFFF FFFFh	End Address defines the address at which the region ends. The end address usually is larger than the start address for this region; otherwise, the region will wrap around at the end of the address space.

### 16.3.2 Channel Configuration


The channel configuration is defined by the channel control packet: channel control, transfer count, index pointers, source/destination address.

- It is stored in local RAM, which is protected by parity.
- Each control packet contains a total of nine fields.
- The first six fields are programmable, while the last three fields are read only.
- The RAM is accessible by queue A and queue B state machines as well as CPU.
- When there are simultaneous accesses, the priority is resolved in a fixed priority scheme with the CPU having the highest priority.

All the control packets look the same. Following, there is the detailed layout of these registers shown for control packet 0.

#### 16.3.2.1 Initial Source Address (ISADDR)

**Figure 16-84. Initial Source Address (ISADDR) [offset = 00]**



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 16-75. Initial Source Address (ISADDR) Field Descriptions**

Bit	Field	Value	Description
31-0	ISADDR	0xFFFF FFFFh	Initial source address. These bits give the absolute 32-bit source address (physical).

### 16.3.2.2 Initial Destination Address Register (IDADDR)

**Figure 16-85. Initial Destination Address Register (IDADDR) [offset = 04h]**

31	IDADDR	16
	R/WP-X	
15	IDADDR	0
	R/WP-X	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 16-76. Initial Destination Address Register (IDADDR) Field Descriptions**

Bit	Field	Value	Description
31-0	IDADDR	0xFFFF FFFFh	Initial destination address. These bits give the absolute 32-bit destination address (physical).

### 16.3.2.3 Initial Transfer Count Register (ITCOUNT)

**Figure 16-86. Initial Transfer Count Register (ITCOUNT) [offset = 08h]**

31	29	28	16
Reserved		IFTCOUNT	
	R-X		R/WP-X
15	13	12	0
Reserved		IETCOUNT	
	R-X		R/WP-X

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 16-77. Initial Transfer Count Register (ITCOUNT) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Reads are undefined. Writes have no effect.
28-16	IFTCOUNT	0-1FFFh	Initial frame transfer count. These bits define the number of frame transfers.
15-13	Reserved	0	Reads are undefined. Writes have no effect.
12-0	IETCOUNT	0-1FFFh	Initial element transfer count. These bits define the number of element transfers. The block transfer size will be IETCOUNT x IFTCOUNT

#### 16.3.2.4 Channel Control Register (CHCTRL)

**Figure 16-87. Channel Control Register (CHCTRL) [offset = 10h]**

31	Reserved								22	21	CHAIN								16					
	R-X												R/WP-X											
15	14	13	12	11	9	8	7	5	4	3	2	1	0	RES	WES	Reserved	TTYPE	Reserved	ADDMR	ADDMW	AIM			
R/WP-X	R/WP-X	R-X	R/WP-X	R-X	R/WP-X	R-X	R-X	R/WP-X	R-X	R/WP-X	R/WP-X	R-X	R/WP-X	R/WP-X	R/WP-X	R/WP-X	R/WP-X	R/WP-X	R/WP-X					

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 16-78. Channel Control Register (CHCTRL) Field Descriptions**

Bit	Field	Value	Description
31-22	Reserved	0	Reads are undefined. Writes have no effect.
21-16	CHAIN	0 1h 4h 4FEh	Next channel to be triggered. At the end of the programmed number of frames, the specified channel will be triggered.  <b>Note:</b> The programmer must program the CHAIN bits before initiating a DMA transfer. 0: No channel is selected. 1h: Channel 0 is selected. 4h: Channel 15 is selected. 4FEh: Reserved
15-14	RES	0 1h 2h 3h	Read element size. 0: The element is byte, 8-bit. 1h: The element is half-word, 16-bit. 2h: The element is word, 32-bit. 3h: The element is double-word, 64-bit.
13-12	WES	0 1h 2h 3h	Write element size. 0: The element is byte, 8-bit. 1h: The element is half-word, 16-bit. 2h: The element is word, 32-bit. 3h: The element is double-word, 64-bit.
11-9	Reserved	0	Reads are undefined. Writes have no effect.
8	TTYPE	0 1	Transfer type. 0: A hardware request triggers one frame transfer. 1: A hardware request triggers one block transfer.
7-5	Reserved	0	Reads are undefined. Writes have no effect.
4-3	ADDMR	0 1h 2h 3h	Addressing mode read. 0: Constant 1h: Post-increment 2h: Reserved 3h: Indexed
2-1	ADDMW	0 1h 2h 3h	Addressing mode write. 0: Constant 1h: Post-increment 2h: Reserved 3h: Indexed
0	AIM	0 1	Auto-initiation mode. 0: Auto-initiation mode is disabled. 1: Auto-initiation mode is enabled.

### 16.3.2.5 Element Index Offset Register (EIOFF)

**Figure 16-88. Element Index Offset Register (EIOFF) [offset = 14h]**

31	29	28	16
Reserved		EIDXD	
R-X		R/WP-X	
15	13	12	0
Reserved		EIDXS	
R-X		R/WP-X	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 16-79. Element Index Offset Register (EIOFF) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Reads are undefined. Writes have no effect.
28-16	EIDXD	0-1FFFh	Destination address element index. These bits define the offset to be added to the destination address after each element transfer.
15-13	Reserved	0	Reads are undefined. Writes have no effect.
12-0	EIDXS	0-1FFFh	Source address element index. These bits define the offset to be added to the source address after each element transfer.

### 16.3.2.6 Frame Index Offset Register (FIOFF)

**Figure 16-89. Frame Index Offset Register (FIOFF) [offset = 18h]**

31	29	28	16
Reserved		FIDXD	
R-X		R/WP-X	
15	13	12	0
Reserved		FIDXS	
R-X		R/WP-X	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 16-80. Frame Index Offset Register (FIOFF) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Reads are undefined. Writes have no effect.
28-16	FIDXD	0-1FFFh	Destination address frame index. These bits define the offset to be added to the destination address after element count reached one.
15-13	Reserved	0	Reads are undefined. Writes have no effect.
12-0	FIDXS	0-1FFFh	Source address frame index. These bits define the offset to be added to the source address after element count reached one.

### 16.3.2.7 Current Source Address Register (CSADDR)

**Figure 16-90. Current Source Address Register (CSADDR) [offset = 800h]**

31	CSADDR	16
	R-X	
15	CSADDR	0
	R-X	

LEGEND: R = Read only; -n = value after reset; X = Unknown

**Table 16-81. Current Source Address Register (CSADDR) Field Descriptions**

Bit	Field	Value	Description
31-0	CSADDR	0xFFFF FFFFh	Current source address. These bits contain the current working absolute 32-bit source address (physical). These bits are only updated after a channel is arbitrated out from the priority queue.

### 16.3.2.8 Current Destination Address Register (CDADDR)

**Figure 16-91. Current Destination Address Register (CDADDR) [offset = 804h]**

31	CDADDR	16
	R-X	
15	CDADDR	0
	R-X	

LEGEND: R = Read only; -n = value after reset; X = Unknown

**Table 16-82. Current Destination Address Register (CDADDR) Field Descriptions**

Bit	Field	Value	Description
31-0	CDADDR	0xFFFF FFFFh	Current destination address. These bits contain the current working absolute 32-bit destination address (physical). These bits are only updated after a channel is arbitrated out of the priority queue.

### 16.3.2.9 Current Transfer Count Register (CTCOUNT)

**Figure 16-92. Current Transfer Count Register (CTCOUNT) [offset = 808h]**

31	29	28	16
Reserved			CFTCOUNT
R-X			R-X
15	13	12	0
Reserved			CETCOUNT
R-X			R-X

LEGEND: R = Read only; -n = value after reset; X = Unknown

**Table 16-83. Current Transfer Count Register (CTCOUNT) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Reads are undefined. Writes have no effect.
28-16	CFTCOUNT	0-1FFFh	Current frame transfer count. Returned the current remaining frame counts.
15-13	Reserved	0	Reads are undefined. Writes have no effect.
12-0	CETCOUNT	0-1FFFh	Current element transfer count. These bits return the current remaining element counts. CTCOUNT register is only updated after a channel is arbitrated out of the priority queue.

## ***External Memory Interface (EMIF)***

This chapter describes the external memory Interface (EMIF).

Topic	Page
17.1 Introduction .....	604
17.2 EMIF Module Architecture .....	606
17.3 Registers .....	638
17.4 Example Configuration .....	650

## 17.1 Introduction

### 17.1.1 Purpose of the Peripheral

This EMIF memory controller is compliant with the JESD21-C SDR SDRAM memories utilizing a 16-bit data bus. The purpose of this EMIF is to provide a means for the CPU to connect to a variety of external devices including:

- Single data rate (SDR) SDRAM
- Asynchronous devices including NOR Flash and SRAM

The most common use for the EMIF is to interface with both a flash device and an SDRAM device simultaneously. contains an example of operating the EMIF in this configuration.

### 17.1.2 Features

The EMIF includes many features to enhance the ease and flexibility of connecting to external SDR SDRAM and asynchronous devices.

#### 17.1.2.1 Asynchronous Memory Support

EMIF supports asynchronous:

- SRAM memories
- NOR Flash memories

The EMIF data bus width is up to 16 bits and there are up to 22 address lines. There is an external wait input that allows slower asynchronous memories to extend the memory access. The EMIF module supports up to 3 chip selects (EMIF\_nCS[4:2]). Each chip select has the following individually programmable attributes:

- Data Bus Width
- Read cycle timings: setup, hold, strobe
- Write cycle timings: setup, hold, strobe
- Bus turn-around time
- Extended Wait Option with Programmable Timeout
- Select Strobe option

#### 17.1.2.2 Synchronous DRAM Memory Support

The EMIF module supports 16-bit SDRAM in addition to the asynchronous memories listed in [Section 17.1.2.1](#). It has a single SDRAM chip select (EMIF\_nCS[0]). SDRAM configurations that are supported are:

- One, Two and Four Bank SDRAM devices
- Devices with Eight, Nine, Ten, and Eleven Column Address
- CAS Latency of two or three clock cycles
- 16-bit Data Bus Width
- 3.3V LVCMOS Interface


Additionally, the EMIF supports placing the SDRAM in Self-Refresh and Powerdown modes. Self-refresh mode allows the SDRAM to be put in a low-power state while still retaining memory contents; since the SDRAM will continue to refresh itself even without clocks from the microcontroller. Powerdown mode achieves even lower power, except the microcontroller must periodically wake up and issue refreshes if data retention is required.

Note that the EMIF module does not support Mobile SDRAM devices.

### 17.1.3 Functional Block Diagram

Figure 17-1 illustrates the connections between the EMIF and its internal requesters, along with the external EMIF pins. Section 17.2.2 contains a description of the entities internal to the SoC that can send requests to the EMIF, along with their prioritization. Section 17.2.3 describes the EMIF external pins and summarizes their purpose when interfacing with SDRAM and asynchronous devices.

**Figure 17-1. EMIF Functional Block Diagram**



## 17.2 EMIF Module Architecture

This section provides details about the architecture and operation of the EMIF. Both, SDRAM and asynchronous Interface are covered, along with other system-related issues such as clock control.

### 17.2.1 EMIF Clock Control

The EMIF clock is output on the EMIF\_CLK pin and should be used when interfacing to external SDRAM devices. The EMIF module gets the VCLK3 clock domain as the input. This clock domain is running at half the frequency of the main oscillator by default, that is, between 2.5MHz to 10MHz. The VCLK3 frequency is divided down from the HCLK domain frequency by a programmable divider (/1 to /16). Refer the Architecture chapter of the device technical reference manual for more information on configuring the VCLK3 domain frequency.

### 17.2.2 EMIF Requests

Different sources within the SoC can make requests to the EMIF. These requests consist of accesses to SDRAM memory, asynchronous memory, and EMIF registers. The EMIF can process only one request at a time. Therefore a high performance crossbar switch exists within the SoC to provide prioritized requests from the different sources to the EMIF. The sources are:

1. CPU
2. DMA
3. Other master peripherals

If a request is submitted from two or more sources simultaneously, the crossbar switch will forward the highest priority request to the EMIF first. Upon completion of a request, the crossbar switch again evaluates the pending requests and forwards the highest priority pending request to the EMIF.

When the EMIF receives a request, it may or may not be immediately processed. In some cases, the EMIF will perform one or more auto refresh cycles before processing the request. For details on the EMIF's internal arbitration between performing requests and performing auto refresh cycles, see [Section 17.2.13](#).

### 17.2.3 EMIF Signal Descriptions

This section describes the function of each of the EMIF signals.

**Table 17-1. EMIF Pins Used to Access Both SDRAM and Asynchronous Memories**

Pins(s)	I/O	Description
EMIF_D[15:0]	I/O	<b>EMIF data bus.</b>
EMIF_A[21:0]	O	<b>EMIF address bus.</b> When interfacing to an SDRAM device, these pins are primarily used to provide the row and column address to the SDRAM. The mapping from the internal program address to the external values placed on these pins can be found in <a href="#">Table 17-13</a> . EMIF_A[10] is also used during the PRE command to select which banks to deactivate. When interfacing to an asynchronous device, these pins are used in conjunction with the EMIF_BA pins to form the address that is sent to the device. The mapping from the internal program address to the external values placed on these pins can be found in <a href="#">Section 17.2.6.1</a> .
EMIF_BA[1:0]	O	<b>EMIF bank address.</b> When interfacing to an SDRAM device, these pins are used to provide the bank address inputs to the SDRAM. The mapping from the internal program address to the external values placed on these pins can be found in <a href="#">Table 17-13</a> . When interfacing to an asynchronous device, these pins are used in conjunction with the EMIF_A pins to form the address that is sent to the device. The mapping from the internal program address to the external values placed on these pins can be found in <a href="#">Section 17.2.6.1</a> .
EMIF_nDQM[1:0]	O	<b>Active-low byte enables.</b> When interfacing to SDRAM, these pins are connected to the DQM pins of the SDRAM to individually enable/disable each of the bytes in a data access. When interfacing to an asynchronous device, these pins are connected to byte enables. See <a href="#">Section 17.2.6</a> for details.

**Table 17-1. EMIF Pins Used to Access Both SDRAM and Asynchronous Memories (continued)**

Pins(s)	I/O	Description
EMIF_nWE	O	<b>Active-low write enable.</b> When interfacing to SDRAM, this pin is connected to the nWE pin of the SDRAM and is used to send commands to the device. When interfacing to an asynchronous device, this pin provides a signal which is active-low during the strobe period of an asynchronous write access cycle.

**Table 17-2. EMIF Pins Specific to SDRAM**

Pin(s)	I/O	Description
EMIF_nCS[0]	O	<b>Active-low chip enable pin for SDRAM devices.</b> This pin is connected to the chip-select pin of the attached SDRAM device and is used for enabling/disabling commands. By default, the EMIF keeps this SDRAM chip select active, even if the EMIF is not interfaced with an SDRAM device. This pin is deactivated when accessing the asynchronous memory bank and is reactivated on completion of the asynchronous access.
EMIF_nRAS	O	<b>Active-low row address strobe pin.</b> This pin is connected to the nRAS pin of the attached SDRAM device and is used for sending commands to the device.
EMIF_nCAS	O	<b>Active-low column address strobe pin.</b> This pin is connected to the nCAS pin of the attached SDRAM device and is used for sending commands to the device.
EMIF_CKE	O	<b>Clock enable pin.</b> This pin is connected to the CKE pin of the attached SDRAM device and is used for issuing the SELF REFRESH command which places the device in self refresh mode. See <a href="#">Section 17.2.5.7</a> for details.
EMIF_CLK	O	<b>SDRAM clock pin.</b> This pin is connected to the CLK pin of the attached SDRAM device. See <a href="#">Section 17.2.1</a> for details on the clock signal.

**Table 17-3. EMIF Pins Specific to Asynchronous Memory**

Pin(s)	I/O	Description
EMIF_nCS[4:2]	O	<b>Active-low chip enable pins for asynchronous devices.</b> These pins are meant to be connected to the chip-select pins of the attached asynchronous device. These pins are active only during accesses to the asynchronous memory.
EMIF_nWAIT	I	<b>Wait input with programmable polarity.</b> A connected asynchronous device can extend the strobe period of an access cycle by asserting the EMIF_nWAIT input to the EMIF as described in <a href="#">Section 17.2.6.6</a> . To enable this functionality, the EW bit in the asynchronous 1 configuration register (CE2CFG) must be set to 1. In addition, the WP0 bit in CE2CFG must be configured to define the polarity of the EMIF_nWAIT pin.
EMIF_nOE	O	<b>Active-low pin enable for asynchronous devices.</b> This pin provides a signal which is active-low during the strobe period of an asynchronous read access cycle.
EMIF_RnW	O	<b>EMIF asynchronous read/write control.</b> This pin stays high during reads and stays low during writes (same duration as CS).

#### 17.2.4 EMIF Signal Multiplexing Control

Several EMIF signals are multiplexed with other functions on this microcontroller. Please refer to the I/O Multiplexing Module chapter of the technical reference manual for more information on how to enable the output of these EMIF signals.

## 17.2.5 SDRAM Controller and Interface

The EMIF can gluelessly interface to most standard SDR SDRAM devices and supports such features as self refresh mode and prioritized refresh. In addition, it provides flexibility through programmable parameters such as the refresh rate, CAS latency, and many SDRAM timing parameters. The following sections include details on how to interface and properly configure the EMIF to perform read and write operations to externally connected SDR SDRAM devices. Also, provides a detailed example of interfacing the EMIF to a common SDRAM device.

### 17.2.5.1 SDRAM Commands


The EMIF supports the SDRAM commands described in [Table 17-4](#). [Table 17-5](#) shows the truth table for the SDRAM commands, and an example timing waveform of the PRE command is shown in [Figure 17-2](#). EMIF\_A[10] is pulled low in this example to deactivate only the bank specified by the EMIF\_BA pins.

**Table 17-4. EMIF SDRAM Commands**

Command	Function
PRE	<b>Precharge.</b> Depending on the value of EMIF_A[10], the PRE command either deactivates the open row in all banks (EMIF_A[10] = 1) or only the bank specified by the EMIF_BA[1:0] pins (EMIF_A[10] = 0).
ACTV	<b>Activate.</b> The ACTV command activates the selected row in a particular bank for the current access.
READ	<b>Read.</b> The READ command outputs the starting column address and signals the SDRAM to begin the burst read operation. Address EMIF_A[10] is always pulled low to avoid auto precharge. This allows for better bank interleaving performance.
WRT	<b>Write.</b> The WRT command outputs the starting column address and signals the SDRAM to begin the burst write operation. Address EMIF_A[10] is always pulled low to avoid auto precharge. This allows for better bank interleaving performance.
BT	<b>Burst terminate.</b> The BT command is used to truncate the current read or write burst request.
LMR	<b>Load mode register.</b> The LMR command sets the mode register of the attached SDRAM devices and is only issued during the SDRAM initialization sequence described in <a href="#">Section 17.2.5.4</a> .
REFR	<b>Auto refresh.</b> The REFR command signals the SDRAM to perform an auto refresh according to its internal address.
SLFR	<b>Self refresh.</b> The self refresh command places the SDRAM into self refresh mode, during which it provides its own clock signal and auto refresh cycles.
NOP	<b>No operation.</b> The NOP command is issued during all cycles in which one of the above commands is not issued.

**Table 17-5. Truth Table for SDRAM Commands**

SDRAM Pins:	CKE	nCS	nRAS	nCAS	nWE	BA[1:0]	A[12:11]	A[10]	A[9:0]
EMIF Pins:	EMIF_CKE	EMIF_nCS[0]	EMIF_nRAS	EMIF_nCAS	EMIF_nWE	EMIF_BA[1:0]	EMIF_A[12:11]	EMIF_A[10]	EMIF_A[9:0]
PRE	H	L	L	H	L	Bank/X	X	L/H	X
ACTV	H	L	L	H	H	Bank	Row	Row	Row
READ	H	L	H	L	H	Bank	Column	L	Column
WRT	H	L	H	L	L	Bank	Column	L	Column
BT	H	L	H	H	L	X	X	X	X
LMR	H	L	L	L	L	X	Mode	Mode	Mode
REFR	H	L	L	L	H	X	X	X	X
SLFR	L	L	L	L	H	X	X	X	X
NOP	H	L	H	H	H	X	X	X	X


**Figure 17-2. Timing Waveform of SDRAM PRE Command**



### 17.2.5.2 Interfacing to SDRAM

The EMIF supports a glueless interface to SDRAM devices with the following characteristics:

- Pre-charge bit is A[10]
- The number of column address bits is 8, 9, 10, or 11.
- The number of row address bits is 13, 14, 15, or 16.
- The number of internal banks is 1, 2, or 4.

[Figure 17-3](#) shows an interface between the EMIF and a  $2M \times 16 \times 4$  bank SDRAM device, and [Figure 17-4](#) shows an interface between the EMIF and a  $512K \times 16 \times 2$  bank SDRAM device. For devices supporting 16-bit interface, refer to [Table 17-6](#) for list of commonly-supported SDRAM devices and the required connections for the address pins.

**Figure 17-3. EMIF to  $2M \times 16 \times 4$  bank SDRAM Interface**


**Figure 17-4. EMIF to 512K × 16 × 2 bank SDRAM Interface**

**Table 17-6. 16-bit EMIF Address Pin Connections**

SDRAM Size	Width	Banks	Device	Address Pins
16M bits	x16	2	SDRAM	A[10:0]
			EMIF	EMIF_A[10:0]
64M bits	x16	4	SDRAM	A[11:0]
			EMIF	EMIF_A[11:0]
128M bits	x16	4	SDRAM	A[11:0]
			EMIF	EMIF_A[11:0]
256M bits	x16	4	SDRAM	A[12:0]
			EMIF	EMIF_A[12:0]
512M bits	x16	4	SDRAM	A[12:0]
			EMIF	EMIF_A[12:0]

### 17.2.5.3 SDRAM Configuration Registers

The operation of the EMIF's SDRAM interface is controlled by programming the appropriate configuration registers. This section describes the purpose and function of each configuration register, but [Section 17.3](#) should be referred for a more detailed description of each register, including the default registers values and bit-field positions. The following tables list the four such configuration registers, along with a description of each of their programmable fields.

---

**NOTE:** Writing to any of the fields: NM, CL, IBANK, and PAGESIZE in the SDRAM configuration register (SDCR) causes the EMIF to abandon whatever it is currently doing and trigger the SDRAM initialization procedure described in [Section 17.2.5.4](#).

---

**Table 17-7. Description of the SDRAM Configuration Register (SDCR)**

Parameter	Description
SR	This bit controls entering and exiting of the Self-Refresh mode. The field should be written using a byte-write to the upper byte of SDCR to avoid triggering the SDRAM initialization sequence.
PD	This bit controls entering and exiting of the Power down mode. The field should be written using a byte-write to the upper byte of SDCR to avoid triggering the SDRAM initialization sequence. If both SR and PD bits are set, the EMIF will go into Self Refresh.
PDWR	Perform refreshes during Power Down. Writing a 1 to this bit will cause the EMIF to exit the power down state and issue an AUTO REFRESH command every time Refresh May level is set. The field should be written using a byte-write to the upper byte of SDCR to avoid triggering the SDRAM initialization sequence. This bit should be set along with PD when entering power-down mode.
NM	<b>Narrow Mode.</b> This bit defines the width of the data bus between the EMIF and the attached SDRAM device. When set to 1, the data bus is set to 16-bits. When set to 0, the data bus is set to 32-bits. This bit must always be set to 1.
CL	<b>CAS latency.</b> This field defines the number of clock cycles between when an SDRAM issues a READ command and when the first piece of data appears on the bus. The value in this field is sent to the attached SDRAM device via the LOAD MODE REGISTER command during the SDRAM initialization procedure as described in <a href="#">Section 17.2.5.4</a> . Only, values of 2h (CAS latency = 2) and 3h (CAS latency = 3) are supported and should be written to this field. A 1 must be simultaneously written to the BIT11_9LOCK bit field of SDCR in order to write to the CL bit field.
IBANK	<b>Number of Internal SDRAM Banks.</b> This field defines the number of banks inside the attached SDRAM devices in the following way: <ul style="list-style-type: none"> <li>• When IBANK = 0, 1 internal bank is used</li> <li>• When IBANK = 1h, 2 internal banks are used</li> <li>• When IBANK = 2h, 4 internal banks are used</li> </ul> This field value affects the mapping of logical addresses to SDRAM row, column, and bank addresses. See <a href="#">Section 17.2.5.11</a> for details.
PAGESIZE	<b>Page Size.</b> This field defines the internal page size of the attached SDRAM devices in the following way: <ul style="list-style-type: none"> <li>• When PAGESIZE = 0, 256-word pages are used</li> <li>• When PAGESIZE = 1h, 512-word pages are used</li> <li>• When PAGESIZE = 2h, 1024-word pages are used</li> <li>• When PAGESIZE = 3h, 2048-word pages are used</li> </ul> This field value affects the mapping of logical addresses to SDRAM row, column, and bank addresses. See <a href="#">Section 17.2.5.11</a> for details.

**Table 17-8. Description of the SDRAM Refresh Control Register (SDRCR)**

Parameter	Description
RR	<b>Refresh Rate.</b> This field controls the rate at which attached SDRAM devices will be refreshed. The following equation can be used to determine the required value of RR for an SDRAM device: $\bullet \text{ RR} = f_{\text{EMIF\_CLK}} / (\text{Required SDRAM Refresh Rate})$ More information about the operation of the SDRAM refresh controller can be found in <a href="#">Section 17.2.5.6</a> .

**Table 17-9. Description of the SDRAM Timing Register (SDTIMR)**

Parameter	Description
T_RFC	<b>SDRAM Timing Parameters.</b> These fields configure the EMIF to comply with the AC timing requirements of the attached SDRAM devices. This allows the EMIF to avoid violating SDRAM timing constraints and to more efficiently schedule its operations. More details about each of these parameters can be found in the register description in <a href="#">Section 17.3.6</a> . These parameters should be set to satisfy the corresponding timing requirements found in the SDRAM's datasheet.
T_RP	
T_RCD	
T_WR	
T_RAS	
T_RC	
T_RRD	

**Table 17-10. Description of the SDRAM Self Refresh Exit Timing Register (SDSRETR)**

Parameter	Description
T_XS	<b>Self Refresh Exit Parameter.</b> The T_XS field of this register informs the EMIF about the minimum number of EMIF_CLK cycles required between exiting Self Refresh and issuing any command. This parameter should be set to satisfy the $t_{XSR}$ value for the attached SDRAM device.

#### 17.2.5.4 SDRAM Auto-Initialization Sequence

The EMIF automatically performs an SDRAM initialization sequence, regardless of whether it is interfaced to an SDRAM device, when either of the following two events occur:

- The EMIF comes out of reset. No memory accesses to the SDRAM and Asynchronous interfaces are performed until this auto-initialization is complete.
- A write is performed to any of the three least significant bytes of the SDRAM configuration register (SDCR)

An SDRAM initialization sequence consists of the following steps:

1. If the initialization sequence is activated by a write to SDCR, and if any of the SDRAM banks are open, the EMIF issues a PRE command with EMIF\_A[10] held high to indicate all banks. This is done so that the maximum ACTV to PRE timing for an SDRAM is not violated.
2. The EMIF drives EMIF\_CKE high and begins continuously issuing NOP commands until eight SDRAM refresh intervals have elapsed. An SDRAM refresh interval is equal to the value of the RR field of SDRAM refresh control register (SDRCR), divided by the frequency of EMIF\_CLK ( $RR/f_{EMIF\_CLK}$ ). This step is used to avoid violating the Power-up constraint of most SDRAM devices that requires 200  $\mu$ s (sometimes 100  $\mu$ s) between receiving stable Vdd and CLK and the issuing of a PRE command. Depending on the frequency of EMIF\_CLK, this step may or may not be sufficient to avoid violating the SDRAM constraint. See [Section 17.2.5.5](#) for more information.
3. After the refresh intervals have elapsed, the EMIF issues a PRE command with EMIF\_A[10] held high to indicate all banks.
4. The EMIF issues eight AUTO REFRESH commands.
5. The EMIF issues the LMR command with the EMIF\_A[9:0] pins set as described in [Table 17-11](#).
6. Finally, the EMIF performs a refresh cycle, which consists of the following steps:
  - (a) Issuing a PRE command with EMIF\_A[10] held high if any banks are open
  - (b) Issuing an REF command

**Table 17-11. SDRAM LOAD MODE REGISTER Command**

<b>EMIF_A[9:7]</b>	<b>EMIF_A[6:4]</b>	<b>EMIF_A[3]</b>	<b>EMIF_A[2:0]</b>
0 (Write bursts are of the programmed burst length in EMIF_A[2:0])	These bits control the CAS latency of the SDRAM and are set according to CL field in the SDRAM configuration register (SDCR) as follows: <ul style="list-style-type: none"> <li>• If CL = 2, EMIF_A[6:4] = 2h (CAS latency = 2)</li> <li>• If CL = 3, EMIF_A[6:4] = 3h (CAS latency = 3)</li> </ul>	0 (Sequential Burst Type. Interleaved Burst Type not supported)	These bits control the burst length of the SDRAM and are set according to the NM field in the SDRAM configuration register (SDCR) as follows: <ul style="list-style-type: none"> <li>• If NM = 0, EMIF_A[2:0] = 2h (Burst Length = 4)</li> <li>• If NM = 1, EMIF_A[2:0] = 3h (Burst Length = 8)</li> </ul>

### 17.2.5.5 SDRAM Configuration Procedure

There are two different SDRAM configuration procedures. Although EMIF automatically performs the SDRAM initialization sequence described in [Section 17.2.5.4](#) when coming out of reset, it is recommended to follow one of the procedures listed below before performing any EMIF memory requests. Procedure A should be followed if it is determined that the SDRAM Power-up constraint was not violated during the SDRAM Auto-Initialization Sequence detailed in [Section 17.2.5.4](#) on coming out of Reset. The SDRAM Power-up constraint specifies that 200 µs (sometimes 100 µs) should exist between receiving stable Vdd and CLK and the issuing of a PRE command. Procedure B should be followed if the SDRAM Power-up constraint was violated. The 200 µs (100 µs) SDRAM Power-up constraint will be violated if the frequency of EMIF\_CLK is greater than 50 MHz (100 MHz for 100 µs SDRAM power-up constraint) during SDRAM Auto-Initialization Sequence. Procedure B should be followed if there is any doubt that the Power-up constraint was not met.

**Procedure A** — Following is the procedure to be followed if the SDRAM Power-up constraint was NOT violated:

1. Place the SDRAM into Self-Refresh Mode by setting the SR bit of SDCR to 1. A byte-write to the upper byte of SDCR should be used to avoid restarting the SDRAM Auto-Initialization Sequence described in [Section 17.2.5.4](#). The SDRAM should be placed into Self-Refresh mode when changing the frequency of EMIF\_CLK to avoid incurring the 200 µs Power-up constraint again.
2. Configure the desired EMIF\_CLK clock frequency. The frequency of the memory clock must meet the timing requirements in the SDRAM manufacturer's documentation and the timing limitations shown in the electrical specifications of the device datasheet.
3. Remove the SDRAM from Self-Refresh Mode by clearing the SR bit of SDCR to 0. A byte-write to the upper byte of SDCR should be used to avoid restarting the SDRAM Auto-Initialization Sequence described in [Section 17.2.5.4](#).
4. Program SDTIMR and SDSRETR to satisfy the timing requirements for the attached SDRAM device. The timing parameters should be taken from the SDRAM datasheet.
5. Program the RR field of SDRCR to match that of the attached device's refresh interval. See [Section 17.2.5.6.1](#) details on determining the appropriate value.
6. Program SDCR to match the characteristics of the attached SDRAM device. This will cause the auto-initialization sequence in [Section 17.2.5.4](#) to be re-run. This second initialization generally takes much less time due to the increased frequency of EMIF\_CLK.

**Procedure B** — Following is the procedure to be followed if the SDRAM Power-up constraint was violated:

1. Configure the desired EMIF\_CLK clock frequency. The frequency of the memory clock must meet the timing requirements in the SDRAM manufacturer's documentation and the timing limitations shown in the electrical specifications of the device datasheet.
2. Program SDTIMR and SDSRETR to satisfy the timing requirements for the attached SDRAM device. The timing parameters should be taken from the SDRAM datasheet.
3. Program the RR field of SDRCR such that the following equation is satisfied:  $(RR \times 8)/(f_{EMIF\_CLK}) > 200 \mu s$  (sometimes 100 µs). For example, an EMIF\_CLK frequency of 100 MHz would require setting RR to 2501 (9C5h) or higher to meet a 200 µs constraint.

4. Program SDCR to match the characteristics of the attached SDRAM device. This will cause the auto-initialization sequence in [Section 17.2.5.4](#) to be re-run with the new value of RR.
5. Perform a read from the SDRAM to assure that step 5 of this procedure will occur after the initialization process has completed. Alternatively, wait for 200  $\mu$ s instead of performing a read.
6. Finally, program the RR field to match that of the attached device's refresh interval. See [Section 17.2.5.6.1](#) details on determining the appropriate value.

After following the above procedure, the EMIF is ready to perform accesses to the attached SDRAM device. See for an example of configuring the SDRAM interface.

#### 17.2.5.6 EMIF Refresh Controller

An SDRAM device requires that each of its rows be refreshed at a minimum required rate. The EMIF can meet this constraint by performing auto refresh cycles at or above this required rate. An auto refresh cycle consists of issuing a PRE command to all banks of the SDRAM device followed by issuing a REFR command. To inform the EMIF of the required rate for performing auto refresh cycles, the RR field of the SDRAM refresh control register (SDRCR) must be programmed. The EMIF will use this value along with two internal counters to automatically perform auto refresh cycles at the required rate. The auto refresh cycles cannot be disabled, even if the EMIF is not interfaced with an SDRAM. The remainder of this section details the EMIF's refresh scheme and provides an example for determining the appropriate value to place in the RR field of SDRCR.

The two counters used to perform auto-refresh cycles are a 13-bit refresh interval counter and a 4-bit refresh backlog counter. At reset and upon writing to the RR field, the refresh interval counter is loaded with the value from RR field and begins decrementing, by one, each EMIF clock cycle. When the refresh interval counter reaches zero, the following actions occur:

- The refresh interval counter is reloaded with the value from the RR field and restarts decrementing.
- The 4-bit refresh backlog counter increments unless it has already reached its maximum value.

The refresh backlog counter records the number of auto refresh cycles that the EMIF currently has outstanding. This counter is decremented by one each time an auto refresh cycle is performed and incremented by one each time the refresh interval counter expires. The refresh backlog counter saturates at the values of 0000b and 1111b. The EMIF uses the refresh backlog counter to determine the urgency with which an auto refresh cycle should be performed. The four levels of urgency are described in [Table 17-12](#). This refresh scheme allows the required refreshes to be performed with minimal impact on access requests.

**Table 17-12. Refresh Urgency Levels**

Urgency Level	Refresh Backlog Counter Range	Action Taken
Refresh May	1-3	An auto-refresh cycle is performed only if the EMIF has no requests pending and none of the SDRAM banks are open.
Refresh Release	4-7	An auto-refresh cycle is performed if the EMIF has no requests pending, regardless of whether any SDRAM banks are open.
Refresh Need	8-11	An auto-refresh cycle is performed at the completion of the current access unless there are read requests pending.
Refresh Must	12-15	Multiple auto-refresh cycles are performed at the completion of the current access until the Refresh Release urgency level is reached. At that point, the EMIF can begin servicing any new read or write requests.

### 17.2.5.6.1 Determining the Appropriate Value for the RR Field

The value that should be programmed into the RR field of SDRCR can be calculated by using the frequency of the EMIF\_CLK signal ( $f_{EMIF\_CLK}$ ) and the required refresh rate of the SDRAM ( $f_{Refresh}$ ). The following formula can be used:

$$RR = f_{EMIF\_CLK} / f_{Refresh}$$

The SDRAM datasheet often communicates the required SDRAM Refresh Rate in terms of the number of REFRESH commands required in a given time interval. The required SDRAM Refresh Rate in the formula above can therefore be calculated by dividing the number of required cycles per time interval ( $n_{cycles}$ ) by the time interval given in the datasheet ( $t_{Refresh\ Period}$ ):

$$f_{Refresh} = n_{cycles} / t_{Refresh\ Period}$$

Combining these formulas, the value that should be programmed into the RR field can be computed as:

$$RR = f_{EMIF\_CLK} \times t_{Refresh\ Period} / n_{cycles}$$

The following example illustrates calculating the value of RR. Given that:

- $f_{EMIF\_CLK} = 100$  MHz (frequency of the EMIF clock)
- $t_{Refresh\ Period} = 64$  ms (required refresh interval of the SDRAM)
- $n_{cycles} = 8192$  (number of cycles in a refresh interval for the SDRAM)

RR can be calculated as:

$$RR = 100\text{ MHz} \times 64\text{ ms} / 8192$$

$$RR = 781.25$$

$$RR = 782\text{ cycles} = 30Eh\text{ cycles}$$

### 17.2.5.7 Self-Refresh Mode

The EMIF can be programmed to enter the self-refresh state by setting the SR bit of SDCR to 1. This will cause the EMIF to issue the SLFR command after completing any outstanding SDRAM access requests and clearing the refresh backlog counter by performing one or more auto refresh cycles. This places the attached SDRAM device into self-refresh mode in which it consumes a minimal amount of power while performing its own refresh cycles. The SR bit should be set and cleared using a byte-write to the upper byte of the SDRAM configuration register (SDCR) to avoid triggering the SDRAM initialization sequence.

While in the self-refresh state, the EMIF continues to service asynchronous bank requests and register accesses as normal, with one caveat. The EMIF will not park the data bus following a read to asynchronous memory while in the self-refresh state. Instead, the EMIF tri-states the data bus. Therefore, it is not recommended to perform asynchronous read operations while the EMIF is in the self-refresh state, in order to prevent floating inputs on the data bus. More information about data bus parking can be found in [Section 17.2.7](#).

The EMIF will exit from the self-refresh state if either of the following events occur:

- The SR bit of SDCR is cleared to 0.
- An SDRAM accesses is requested.

The EMIF exits from the self-refresh state by driving EMIF\_CKE high and performing an auto refresh cycle.

The attached SDRAM device should also be placed into Self-Refresh Mode when changing the frequency of EMIF\_CLK. If the frequency of EMIF\_CLK changes while the SDRAM is not in Self-Refresh Mode, Procedure B in [Section 17.2.5.5](#) should be followed to reinitialize the device.

### 17.2.5.8 Power Down Mode

To support low-power modes, the EMIF can be requested to issue a POWER DOWN command to the SDRAM by setting the PD bit in the SDRAM configuration register (SDCR). When this bit is set, the EMIF will continue normal operation until all outstanding memory access requests have been serviced and the SDRAM refresh backlog (if there is one) has been cleared. At this point the EMIF will enter the power-down state. Upon entering this state, the EMIF will issue a POWER DOWN command (same as a NOP command but driving EMIF\_CKE low on the same cycle). The EMIF then maintains EMIF\_CKE low until it exits the power-down state.

Since the EMIF services the refresh backlog before it enters the power-down state, all internal banks of the SDRAM are closed (precharged) prior to issuing the POWER DOWN command. Therefore, the EMIF only supports Precharge Power Down. The EMIF does not support Active Power Down, where internal banks of the SDRAM are open (active) before the POWER DOWN command is issued.

During the power-down state, the EMIF services the SDRAM, asynchronous memory, and register accesses as normal, returning to the power-down state upon completion.

The PDWR bit in SDCR indicates whether the EMIF should perform refreshes in power-down state. If the PDWR bit is set, the EMIF exits the power-down state every time the Refresh Must level is set, performs AUTO REFRESH commands to the SDRAM, and returns back to the power-down state. This evenly distributes the refreshes to the SDRAM in power-down state. If the PDWR bit is not set, the EMIF does not perform any refreshes to the SDRAM. Therefore, the data integrity of the SDRAM is not assured upon power down exit if the PDWR bit is not set.

If the PD bit is cleared while in the power-down state, the EMIF will come out of the power-down state. The EMIF:

- Drives EMIF\_CKE high.
- Enters its idle state.

### 17.2.5.9 SDRAM Read Operation


When the EMIF receives a read request to SDRAM from one of the requesters listed in [Section 17.2.2](#), it performs one or more read access cycles. A read access cycle begins with the issuing of the ACTV command to select the desired bank and row of the SDRAM device. After the row has been opened, the EMIF proceeds to issue a READ command while specifying the desired bank and column address. EMIF\_A[10] is held low during the READ command to avoid auto-precharging. The READ command signals the SDRAM device to start bursting data from the specified address while the EMIF issues NOP commands. Following a READ command, the CL field of the SDRAM configuration register (SDCR) defines how many delay cycles will be present before the read data appears on the data bus. This is referred to as the CAS latency.

[Figure 17-5](#) shows the signal waveforms for a basic SDRAM read operation in which a burst of data is read from a single page. When the EMIF SDRAM interface is configured to 16 bit by setting the NM bit of the SDRAM configuration register (SDCR) to 1, a burst size of eight is used. [Figure 17-5](#) shows a burst size of eight.

The EMIF will truncate a series of bursting data if the remaining addresses of the burst are not required to complete the request. The EMIF can truncate the burst in three ways:

- By issuing another READ to the same page in the same bank.
- By issuing a PRE command in order to prepare for accessing a different page of the same bank.
- By issuing a BT command in order to prepare for accessing a page in a different bank.

**Figure 17-5. Timing Waveform for Basic SDRAM Read Operation**



Several other pins are also active during a read access. The EMIF\_nDQM[1:0] pins are driven low during the READ commands and are kept low during the NOP commands that correspond to the burst request. The state of the other EMIF pins during each command can be found in [Table 17-5](#).


The EMIF schedules its commands based on the timing information that is provided to it in the SDRAM timing register (SDTIMR). The values for the timing parameters in this register should be chosen to satisfy the timing requirements listed in the SDRAM datasheet. The EMIF uses this timing information to avoid violating any timing constraints related to issuing commands. This is commonly accomplished by inserting NOP commands between various commands during an access. Refer to the register description of SDTIMR in [Section 17.3.6](#) for more details on the various timing parameters.

### 17.2.5.10 SDRAM Write Operations

When the EMIF receives a write request to SDRAM from one of the requesters listed in [Section 17.2.2](#), it performs one or more write-access cycles. A write-access cycle begins with the issuing of the ACTV command to select the desired bank and row of the SDRAM device. After the row has been opened, the EMIF proceeds to issue a WRT command while specifying the desired bank and column address. EMIF\_A[10] is held low during the WRT command to avoid auto-precharging. The WRT command signals the SDRAM device to start writing a burst of data to the specified address while the EMIF issues NOP commands. The associated write data will be placed on the data bus in the cycle concurrent with the WRT command and with subsequent burst continuation NOP commands.

[Figure 17-6](#) shows the signal waveforms for a basic SDRAM write operation in which a burst of data is read from a single page. When the EMIF SDRAM interface is configured to 16-bit by setting the NM bit of the SDRAM configuration register (SDCR) to 1, a burst size of eight is used. [Figure 17-6](#) shows a burst size of eight.

**Figure 17-6. Timing Waveform for Basic SDRAM Write Operation**



The EMIF will truncate a series of bursting data if the remaining addresses of the burst are not part of the write request. The EMIF can truncate the burst in three ways:

- By issuing another WRT to the same page
- By issuing a PRE command in order to prepare for accessing a different page of the same bank
- By issuing a BT command in order to prepare for accessing a page in a different bank

Several other pins are also active during a write access. The EMIF\_nDQM[1:0] pins are driven to select which bytes of the data word will be written to the SDRAM device. They are also used to mask out entire undesired data words during a burst access. The state of the other EMIF pins during each command can be found in [Table 17-5](#).

The EMIF schedules its commands based on the timing information that is provided to it in the SDRAM timing register (SDTIMR). The values for the timing parameters in this register should be chosen to satisfy the timing requirements listed in the SDRAM datasheet. The EMIF uses this timing information to avoid violating any timing constraints related to issuing commands. This is commonly accomplished by inserting NOP commands during various cycles of an access. Refer to the register description of SDTIMR in [Section 17.3.6](#) for more details on the various timing parameters.

### 17.2.5.11 Mapping from Logical Address to EMIF Pins

When the EMIF receives an SDRAM access request, it must convert the address of the access into the appropriate signals to send to the SDRAM device. The details of this address mapping are shown in [Table 17-13](#) for 16-bit operation. Using the settings of the IBANK and PAGESIZE fields of the SDRAM configuration register (SDCR), the EMIF determines which bits of the logical address will be mapped to the SDRAM row, column, and bank addresses.

As the logical address is incremented by one halfword (16-bit operation), the column address is likewise incremented by one until a page boundary is reached. When the logical address increments across a page boundary, the EMIF moves into the same page in the next bank of the attached device by incrementing the bank address EMIF\_BA and resetting the column address. The page in the previous bank is left open until it is necessary to close it. This method of traversal through the SDRAM banks helps maximize the number of open banks inside of the SDRAM and results in an efficient use of the device. There is no limitation on the number of banks that can be open at one time, but only one page within a bank can be open at a time.

The EMIF uses the EMIF\_nDQM[1:0] pins during a WRT command to mask out selected bytes or entire words. The EMIF\_nDQM[1:0] pins are always low during a READ command.

**Table 17-13. Mapping from Logical Address to EMIF Pins for 16-bit SDRAM**

IBANK	PAGESIZE	Logical Address													
		31:27	26	25	24	23	22	21:14	13	12	11	10	9	8:1	0
0	0	-												Col Address	EMIF_nDQM[0]
1	0	-												Col Address	EMIF_nDQM[0]
2	0	-												Col Address	EMIF_nDQM[0]
0	1	-												Column Address	EMIF_nDQM[0]
1	1	-												Column Address	EMIF_nDQM[0]
2	1	-												Column Address	EMIF_nDQM[0]
0	2	-												Column Address	EMIF_nDQM[0]
1	2	-												Column Address	EMIF_nDQM[0]
2	2	-												Column Address	EMIF_nDQM[0]
0	3	-												Column Address	EMIF_nDQM[0]
1	3	-												Column Address	EMIF_nDQM[0]
2	3	-												Column Address	EMIF_nDQM[0]

---

**NOTE:** The upper bit of the Row Address is used only when addressing 256-Mbit and 512-Mbit SDRAM memories.

---

### 17.2.6 Asynchronous Controller and Interface

The EMIF easily interfaces to a variety of asynchronous devices including NOR Flash, NAND Flash, and SRAM. It can be operated in two major modes (see [Table 17-14](#)):

- Normal Mode
- Select Strobe Mode

**Table 17-14. Normal Mode vs. Select Strobe Mode**

Mode	Function of EMIF_nDQM pins	Operation of EMIF_nCS[4:2]
Normal Mode	Byte enables	Active during the entire asynchronous access cycle
Select Strobe Mode	Byte enables	Active only during the strobe period of an access cycle

The first mode of operation is Normal Mode, in which the EMIF\_nDQM pins of the EMIF function as byte enables. In this mode, the EMIF\_nCS[4:2] pins behaves as typical chip select signals, remaining active for the duration of the asynchronous access. See [Section 17.2.6.1](#) for an example interface with multiple 8-bit devices.


The second mode of operation is Select Strobe Mode, in which the EMIF\_nCS[4:2] pins act as a strobe, active only during the strobe period of an access. In this mode, the EMIF\_nDQM pins of the EMIF function as standard byte enables for reads and writes. A summary of the differences between the two modes of operation are shown in [Table 17-14](#). Refer to [Section 17.2.6.4](#) for the details of asynchronous operations in Normal Mode, and to [Section 17.2.6.5](#) for the details of asynchronous operations in Select Strobe Mode. The EMIF hardware defaults to Normal Mode, but can be manually switched to Select Strobe Mode by setting the SS bit in the asynchronous  $m$  ( $m = 1, 2, 3$ , or  $4$ ) configuration register (CEnCFG) ( $n = 2, 3$ , or  $4$ ). Throughout the chapter,  $m$  can hold the values 1, 2, 3 or 4; and  $n$  can hold the values 2, 3, or 4.

The EMIF also provides configurable cycle timing parameters and an Extended Wait Mode that allows the connected device to extend the strobe period of an access cycle. The following sections describe the features related to interfacing with external asynchronous devices.

#### 17.2.6.1 Interfacing to Asynchronous Memory

[Figure 17-7](#) shows the EMIF's external pins used in interfacing with an asynchronous device. In EMIF\_nCS[n],  $n = 2, 3$ , or  $4$ .


**Figure 17-7. EMIF Asynchronous Interface**




Of special note is the connection between the EMIF and the external device's address bus. The EMIF address pin EMIF\_A[0] always provides the least significant bit of a 32-bit word address. Therefore, when interfacing to a 16-bit or 8-bit asynchronous device, the EMIF\_BA[1] and EMIF\_BA[0] pins provide the least-significant bits of the halfword or byte address, respectively. Additionally, when the EMIF interfaces to a 16-bit asynchronous device, the EMIF\_BA[0] pin can serve as the upper address line EMIF\_A[22]. Figure 17-8 and Figure 17-9 show the mapping between the EMIF and the connected device's data and address pins for various programmed data bus widths. The data bus width may be configured in the asynchronous  $n$  configuration register (CEnCFG).

Figure 17-9 shows a common interface between the EMIF and external asynchronous memory. Figure 17-9 shows an interface between the EMIF and an external memory with byte enables. The EMIF should be operated in either Normal Mode or Select Strobe Mode when using this interface, so that the EMIF\_nDQM signals operate as byte enables.

**Figure 17-8. EMIF to 8-bit/16-bit Memory Interface**




a) EMIF to 8-bit memory interface



b) EMIF to 16-bit memory interface

**Figure 17-9. Common Asynchronous Interface**



### 17.2.6.2 Accessing Larger Asynchronous Memories

The device has 22 dedicated EMIF address lines. If a device such as a large asynchronous flash needs to be attached to the EMIF, then GPIO pins may be used to control the flash device's upper address lines.

### 17.2.6.3 Configuring the EMIF for Asynchronous Accesses

The operation of the EMIF's asynchronous interface can be configured by programming the appropriate register fields. The reset value and bit position for each register field can be found in [Section 17.3](#). The following tables list the register fields that can be programmed and describe the purpose of each field. These registers can be programmed prior to accessing the external memory, and the transfer following a write to these registers will use the new configuration.

**Table 17-15. Description of the Asynchronous *m* Configuration Register (CE*n*CFG)**

Parameter	Description
SS	<b>Select Strobe mode.</b> This bit selects the EMIF's mode of operation in the following way: <ul style="list-style-type: none"> <li>• SS = 0 selects Normal Mode               <ul style="list-style-type: none"> <li>– EMIF_nDQM pins function as byte enables</li> <li>– EMIF_nCS[4:2] active for duration of access</li> </ul> </li> <li>• SS = 1 selects Select Strobe Mode               <ul style="list-style-type: none"> <li>– EMIF_nDQM pins function as byte enables</li> <li>– EMIF_nCS[4:2] acts as a strobe.</li> </ul> </li> </ul>
EW	<b>Extended Wait Mode enable.</b> <ul style="list-style-type: none"> <li>• EW = 0 disables Extended Wait Mode</li> <li>• EW = 1 enables Extended Wait Mode</li> </ul> When set to 1, the EMIF enables its Extended Wait Mode in which the strobe width of an access cycle can be extended in response to the assertion of the EMIF_nWAIT pin. The WP <i>n</i> bit in the asynchronous wait cycle configuration register (AWCC) controls to polarity of EMIF_nWAIT pin. See <a href="#">Section 17.2.6.6</a> for more details on this mode of operation.
W_SETUP/R_SETUP	<b>Read/Write setup widths.</b> These fields define the number of EMIF clock cycles of setup time for the address pins (EMIF_A and EMIF_BA), byte enables (EMIF_nDQM), and asynchronous chip enable (EMIF_nCS[4:2]) before the read strobe pin (EMIF_nOE) or write strobe pin (EMIF_nWE) falls, minus one cycle. For writes, the W_SETUP field also defines the setup time for the data pins (EMIF_D). Refer to the datasheet of the external asynchronous device to determine the appropriate setting for this field.
W_STROBE/R_STROBE	<b>Read/Write strobe widths.</b> These fields define the number of EMIF clock cycles between the falling and rising of the read strobe pin (EMIF_nOE) or write strobe pin (EMIF_nWE), minus one cycle. If Extended Wait Mode is enabled by setting the EW field in the asynchronous <i>n</i> configuration register (CE <i>n</i> CFG), these fields must be set to a value greater than zero. Refer to the datasheet of the external asynchronous device to determine the appropriate setting for this field.
W_HOLD/R_HOLD	<b>Read/Write hold widths.</b> These fields define the number of EMIF clock cycles of hold time for the address pins (EMIF_A and EMIF_BA), byte enables (EMIF_nDQM), and asynchronous chip enable (EMIF_nCS[4:2]) after the read strobe pin (EMIF_nOE) or write strobe pin (EMIF_nWE) rises, minus one cycle. For writes, the W_HOLD field also defines the hold time for the data pins (EMIF_D). Refer to the datasheet of the external asynchronous device to determine the appropriate setting for this field.
TA	<b>Minimum turnaround time.</b> This field defines the minimum number of EMIF clock cycles between asynchronous reads and writes, minus one cycle. The purpose of this feature is to avoid contention on the bus. The value written to this field also determines the number of cycles that will be inserted between asynchronous accesses and SDRAM accesses. Refer to the datasheet of the external asynchronous device to determine the appropriate setting for this field.

**Table 17-15. Description of the Asynchronous  $m$  Configuration Register (CE $n$ CFG) (continued)**

Parameter	Description
ASIZE	<p><b>Asynchronous Device Bus Width.</b>  This field determines the data bus width of the asynchronous interface in the following way:</p> <ul style="list-style-type: none"> <li>• ASIZE = 0 selects an 8-bit bus</li> <li>• ASIZE = 1 selects a 16-bit bus</li> </ul> <p>The configuration of ASIZE determines the function of the EMIF_A and EMIF_BA pins as described in <a href="#">Section 17.2.6.1</a>. This field also determines the number of external accesses required to fulfill a request generated by one of the sources mentioned in <a href="#">Section 17.2.2</a>. For example, a request for a 32-bit word would require four external access when ASIZE = 0. Refer to the datasheet of the external asynchronous device to determine the appropriate setting for this field.</p>

**Table 17-16. Description of the Asynchronous Wait Cycle Configuration Register (AWCC)**

Parameter	Description
WP $n$	<p><b>EM_WAIT Polarity.</b></p> <ul style="list-style-type: none"> <li>• WP<math>n</math> = 0 selects active-low polarity</li> <li>• WP<math>n</math> = 1 selects active-high polarity</li> </ul> <p>When set to 1, the EMIF will wait if the EMIF_nWAIT pin is high. When cleared to 0, the EMIF will wait if the EMIF_nWAIT pin is low. The EMIF must have the Extended Wait Mode enabled for the EMIF_nWAIT pin to affect the width of the strobe period.</p>
MAX_EXT_WAIT	<p><b>Maximum Extended Wait Cycles.</b></p> <p>This field configures the number of EMIF clock cycles the EMIF will wait for the EMIF_nWAIT pin to be deactivated during the strobe period of an access cycle. The maximum number of EMIF clock cycles it will wait is determined by the following formula:</p> $\text{Maximum Extended Wait Cycles} = (\text{MAX\_EXT\_WAIT} + 1) \times 16$ <p>If the EMIF_nWAIT pin is not deactivated within the time specified by this field, the EMIF resumes the access cycle, registering whatever data is on the bus and proceeding to the hold period of the access cycle. This situation is referred to as an Asynchronous Timeout. An Asynchronous Timeout generates an interrupt, if it has been enabled in the EMIF interrupt mask set register (INTMSKSET). Refer to <a href="#">Section 17.2.9.1</a> for more information about the EMIF interrupts.</p>

**Table 17-17. Description of the EMIF Interrupt Mask Set Register (INTMSKSET)**

Parameter	Description
WR_MASK_SET	<b>Wait Rise Mask Set.</b> Writing a 1 enables an interrupt to be generated when a rising edge on EMIF_nWAIT occurs while in NAND Flash Mode
AT_MASK_SET	<b>Asynchronous Timeout Mask Set.</b> Writing a 1 to this bit enables an interrupt to be generated when an Asynchronous Timeout occurs.

**Table 17-18. Description of the EMIF Interrupt Mast Clear Register (INTMSKCLR)**

Parameter	Description
WR_MASK_CLR	<b>Wait Rise Mask Clear.</b> Writing a 1 to this bit disables the interrupt, clearing the WR_MASK_SET bit in the EMIF interrupt mask set register (INTMSKSET).
AT_MASK_CLR	<b>Asynchronous Timeout Mask Clear.</b> Writing a 1 to this bit prevents an interrupt from being generated when an Asynchronous Timeout occurs.

#### 17.2.6.4 Read and Write Operations in Normal Mode

Normal Mode is the asynchronous interface's default mode of operation. It is selected when the SS bit in the asynchronous *n* configuration register (CEnCFG) is cleared to 0. In this mode, the EMIF\_nDQM pins operate as byte enables. [Section 17.2.6.4.1](#) and [Section 17.2.6.4.2](#) explain the details of read and write operations while in Normal Mode.

##### 17.2.6.4.1 Asynchronous Read Operations (Normal Mode)

---

**NOTE:** During an entire asynchronous read operation, the EMIF\_nWE pin is driven high.

---


An asynchronous read is performed when any of the requesters mentioned in [Section 17.2.2](#) request a read from the attached asynchronous memory. After the request is received, a read operation is initiated once it becomes the EMIF's highest priority task, according to the priority scheme detailed in [Section 17.2.13](#). In the event that the read request cannot be serviced by a single access cycle to the external device, multiple access cycles will be performed by the EMIF until the entire request is fulfilled. The details of an asynchronous read operation in Normal Mode are described in [Table 17-19](#). Also, [Figure 17-10](#) shows an example timing diagram of a basic read operation.

**Table 17-19. Asynchronous Read Operation in Normal Mode**

Time Interval	Pin Activity in Normal Mode
Turn-around period	Once the read operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed number of turn-around cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the asynchronous <i>n</i> configuration register (CEnCFG). There are two exceptions to this rule: <ul style="list-style-type: none"> <li>• If the current read operation was directly proceeded by another read operation, no turnaround cycles are inserted.</li> <li>• If the current read operation was directly proceeded by a write operation and the TA field has been cleared to 0, one turn-around cycle will be inserted.</li> </ul> After the EMIF has waited for the turnaround cycles to complete, it again checks to make sure that the read operation is still its highest priority task. If so, the EMIF proceeds to the setup period of the operation. If it is no longer the highest priority task, the EMIF terminates the operation.

**Table 17-19. Asynchronous Read Operation in Normal Mode (continued)**

Time Interval	Pin Activity in Normal Mode
Start of the setup period	The following actions occur at the start of the setup period: <ul style="list-style-type: none"> <li>The setup, strobe, and hold values are set according to the R_SETUP, R_STROBE, and R_HOLD values in CEnCFG.</li> <li>The address pins EMIF_A and EMIF_BA become valid and carry the values described in <a href="#">Section 17.2.6.1</a>.</li> <li>EMIF_nCS[4:2] falls to enable the external device (if not already low from a previous operation)</li> </ul>
Strobe period	The following actions occur during the strobe period of a read operation: <ol style="list-style-type: none"> <li>1. EMIF_nOE falls at the start of the strobe period</li> <li>2. On the rising edge of the clock which is concurrent with the end of the strobe period:               <ul style="list-style-type: none"> <li>• EMIF_nOE rises</li> <li>• The data on the EMIF_D bus is sampled by the EMIF.</li> </ul> </li> </ol> <p>In <a href="#">Figure 17-10</a>, EMIF_nWAIT is inactive. If EMIF_nWAIT is instead activated, the strobe period can be extended by the external device to give it more time to provide the data. <a href="#">Section 17.2.6.6</a> contains more details on using the EMIF_nWAIT pin.</p>
End of the hold period	At the end of the hold period: <ul style="list-style-type: none"> <li>• The address pins EMIF_A and EMIF_BA become invalid</li> <li>• EMIF_nCS[4:2] rises (if no more operations are required to complete the current request)</li> </ul> <p>EMIF may be required to issue additional read operations to a device with a small data bus width in order to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turn-round cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to its previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turnaround period for the pending read or write operation.</p>

**Figure 17-10. Timing Waveform of an Asynchronous Read Cycle in Normal Mode**

#### 17.2.6.4.2 Asynchronous Write Operations (Normal Mode)


**NOTE:** During an entire asynchronous write operation, the EMIF\_nOE pin is driven high.

An asynchronous write is performed when any of the requesters mentioned in [Section 17.2.2](#) request a write to memory in the asynchronous bank of the EMIF. After the request is received, a write operation is initiated once it becomes the EMIF's highest priority task, according to the priority scheme detailed in [Section 17.2.13](#). In the event that the write request cannot be serviced by a single access cycle to the external device, multiple access cycles will be performed by the EMIF until the entire request is fulfilled. The details of an asynchronous write operation in Normal Mode are described in [Table 17-20](#). Also, [Figure 17-11](#) shows an example timing diagram of a basic write operation.

**Table 17-20. Asynchronous Write Operation in Normal Mode**

Time Interval	Pin Activity in Normal Mode
Turnaround period	<p>Once the write operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed number of turn-around cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the asynchronous <i>n</i> configuration register (CEnCFG). There are two exceptions to this rule:</p> <ul style="list-style-type: none"> <li>If the current write operation was directly proceeded by another write operation, no turn-around cycles are inserted.</li> <li>If the current write operation was directly proceeded by a read operation and the TA field has been cleared to 0, one turnaround cycle will be inserted.</li> </ul> <p>After the EMIF has waited for the turn-around cycles to complete, it again checks to make sure that the write operation is still its highest priority task. If so, the EMIF proceeds to the setup period of the operation. If it is no longer the highest priority task, the EMIF terminates the operation.</p>
Start of the setup period	<p>The following actions occur at the start of the setup period:</p> <ul style="list-style-type: none"> <li>The setup, strobe, and hold values are set according to the W_SETUP, W_STROBE, and W_HOLD values in CEnCFG.</li> <li>The address pins EMIF_A and EMIF_BA and the data pins EMIF_D become valid. The EMIF_A and EMIF_BA pins carry the values described in <a href="#">Section 17.2.6.1</a>.</li> <li>EMIF_nCS[4:2] falls to enable the external device (if not already low from a previous operation).</li> </ul>
Strobe period	<p>The following actions occur at the start of the strobe period of a write operation:</p> <ol style="list-style-type: none"> <li>EMIF_nWE falls</li> <li>The EMIF_nDQM pins become valid as byte enables.</li> </ol> <p>The following actions occur on the rising edge of the clock which is concurrent with the end of the strobe period:</p> <ol style="list-style-type: none"> <li>EMIF_nWE rises</li> <li>The EMIF_nDQM pins deactivate</li> </ol> <p>In <a href="#">Figure 17-11</a>, EMIF_nWAIT is inactive. If EMIF_nWAIT is instead activated, the strobe period can be extended by the external device to give it more time to accept the data. <a href="#">Section 17.2.6.6</a> contains more details on using the EMIF_nWAIT pin.</p>
End of the hold period	<p>At the end of the hold period:</p> <ul style="list-style-type: none"> <li>The address pins EMIF_A and EMIF_BA become invalid</li> <li>The data pins become invalid</li> <li>EMIF_nCS[n] (<i>n</i> = 2, 3, or 4) rises (if no more operations are required to complete the current request)</li> </ul> <p>The EMIF may be required to issue additional write operations to a device with a small data bus width in order to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turnaround cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to its previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turnaround period for the pending read or write operation.</p>

**Figure 17-11. Timing Waveform of an Asynchronous Write Cycle in Normal Mode**



### 17.2.6.5 Read and Write Operation in Select Strobe Mode

Select Strobe Mode is the EMIF's second mode of operation. It is selected when the SS bit of the asynchronous  $n$  configuration register (CE $n$ CFG) is set to 1. In this mode, the EMIF\_nDQM pins operate as byte enables and the EMIF\_nCS[ $n$ ] ( $n = 2, 3$ , or  $4$ ) pin is only active during the strobe period of an access cycle. [Section 17.2.6.4.1](#) and [Section 17.2.6.4.2](#) explain the details of read and write operations while in Select Strobe Mode.

#### 17.2.6.5.1 Asynchronous Read Operations (Select Strobe Mode)

---

**NOTE:** During the entirety of an asynchronous read operation, the EMIF\_nWE pin is driven high.


---

An asynchronous read is performed when any of the requesters mentioned in [Section 17.2.2](#) request a read from the attached asynchronous memory. After the request is received, a read operation is initiated once it becomes the EMIF's highest priority task, according to the priority scheme detailed in [Section 17.2.13](#). In the event that the read request cannot be serviced by a single access cycle to the external device, multiple access cycles will be performed by the EMIF until the entire request is fulfilled. The details of an asynchronous read operation in Select Strobe Mode are described in [Table 17-21](#). Also, [Figure 17-12](#) shows an example timing diagram of a basic read operation.

**Table 17-21. Asynchronous Read Operation in Select Strobe Mode**

Time Interval	Pin Activity in Select Strobe Mode
Turnaround period	Once the read operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed number of turn-around cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the asynchronous $n$ configuration register (CE $n$ CFG). There are two exceptions to this rule: <ul style="list-style-type: none"> <li>If the current read operation was directly proceeded by another read operation, no turn-around cycles are inserted.</li> <li>If the current read operation was directly proceeded by a write operation and the TA field has been cleared to 0, one turn-around cycle will be inserted.</li> </ul> After the EMIF has waited for the turn-around cycles to complete, it again checks to make sure that the read operation is still its highest priority task. If so, the EMIF proceeds to the setup period of the operation. If it is no longer the highest priority task, the EMIF terminates the operation.
Start of the setup period	The following actions occur at the start of the setup period: <ul style="list-style-type: none"> <li>The setup, strobe, and hold values are set according to the R_SETUP, R_STROBE, and R_HOLD values in CE<math>n</math>CFG.</li> <li>The address pins EMIF_A and EMIF_BA become valid and carry the values described in <a href="#">Section 17.2.6.1</a>.</li> <li>The EMIF_nDQM pins become valid as byte enables.</li> </ul>
Strobe period	The following actions occur during the strobe period of a read operation: <ol style="list-style-type: none"> <li>EMIF_nCS[<math>n</math>] (<math>n = 2, 3</math>, or <math>4</math>) and EMIF_nOE fall at the start of the strobe period</li> <li>On the rising edge of the clock which is concurrent with the end of the strobe period:               <ul style="list-style-type: none"> <li>EMIF_nCS[<math>n</math>] (<math>n = 2, 3</math>, or <math>4</math>) and EMIF_nOE rise</li> <li>The data on the EMIF_D bus is sampled by the EMIF.</li> </ul> </li> </ol> In <a href="#">Figure 17-12</a> , EMIF_nWAIT is inactive. If EMIF_nWAIT is instead activated, the strobe period can be extended by the external device to give it more time to provide the data. <a href="#">Section 17.2.6.6</a> contains more details on using the EMIF_nWAIT pin.
End of the hold period	At the end of the hold period: <ul style="list-style-type: none"> <li>The address pins EMIF_A and EMIF_BA become invalid</li> <li>The EMIF_nDQM pins become invalid</li> </ul> The EMIF may be required to issue additional read operations to a device with a small data bus width in order to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turnaround cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to its previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turnaround period for the pending read or write operation.

**Figure 17-12. Timing Waveform of an Asynchronous Read Cycle in Select Strobe Mode**



### 17.2.6.5.2 Asynchronous Write Operations (Select Strobe Mode)


**NOTE:** During the entirety of an asynchronous write operation, the EMIF\_nOE pin is driven high.

An asynchronous write is performed when any of the requesters mentioned in [Section 17.2.2](#) request a write to memory in the asynchronous bank of the EMIF. After the request is received, a write operation is initiated once it becomes the EMIF's highest priority task, according to the priority scheme detailed in [Section 17.2.13](#). In the event that the write request cannot be serviced by a single access cycle to the external device, multiple access cycles will be performed by the EMIF until the entire request is fulfilled. The details of an asynchronous write operation in Select Strobe Mode are described in [Table 17-22](#). Also, [Figure 17-13](#) shows an example timing diagram of a basic write operation.

**Table 17-22. Asynchronous Write Operation in Select Strobe Mode**

Time Interval	Pin Activity in Select Strobe Mode
Turnaround period	<p>Once the write operation becomes the highest priority task for the EMIF, the EMIF waits for the programmed number of turnaround cycles before proceeding to the setup period of the operation. The number of wait cycles is taken directly from the TA field of the asynchronous <math>n</math> configuration register (CEnCFG). There are two exceptions to this rule:</p> <ul style="list-style-type: none"> <li>If the current write operation was directly proceeded by another write operation, no turn-around cycles are inserted.</li> <li>If the current write operation was directly proceeded by a read operation and the TA field has been cleared to 0, one turnaround cycle will be inserted.</li> </ul> <p>After the EMIF has waited for the turnaround cycles to complete, it again checks to make sure that the write operation is still its highest priority task. If so, the EMIF proceeds to the setup period of the operation. If it is no longer the highest priority task, the EMIF terminates the operation.</p>
Start of the setup period	<p>The following actions occur at the start of the setup period:</p> <ul style="list-style-type: none"> <li>The setup, strobe, and hold values are set according to the W_SETUP, W_STROBE, and W_HOLD values in CEnCFG.</li> <li>The address pins EMIF_A and EMIF_BA and the data pins EMIF_D become valid. The EMIF_A and EMIF_BA pins carry the values described in <a href="#">Section 17.2.6.1</a>.</li> <li>The EMIF_nDQM pins become active as byte enables.</li> </ul>
Strobe period	<p>The following actions occur at the start of the strobe period of a write operation:</p> <ul style="list-style-type: none"> <li>EMIF_nCS[n] (<math>n = 2, 3, \text{ or } 4</math>) and EMIF_nWE fall</li> </ul> <p>The following actions occur on the rising edge of the clock which is concurrent with the end of the strobe period:</p> <ul style="list-style-type: none"> <li>EMIF_nCS[n] (<math>n = 2, 3, \text{ or } 4</math>) and EMIF_nWE rise</li> </ul> <p>In <a href="#">Figure 17-13</a>, EMIF_nWAIT is inactive. If EMIF_nWAIT is instead activated, the strobe period can be extended by the external device to give it more time to accept the data. <a href="#">Section 17.2.6.6</a> contains more details on using the EMIF_nWAIT pin.</p>
End of the hold period	<p>At the end of the hold period:</p> <ul style="list-style-type: none"> <li>The address pins EMIF_A and EMIF_BA become invalid</li> <li>The data pins become invalid</li> <li>The EMIF_nDQM pins become invalid</li> </ul> <p>The EMIF may be required to issue additional write operations to a device with a small data bus width in order to complete an entire word access. In this case, the EMIF immediately re-enters the setup period to begin another operation without incurring the turnaround cycle delay. The setup, strobe, and hold values are not updated in this case. If the entire word access has been completed, the EMIF returns to its previous state unless another asynchronous request has been submitted and is currently the highest priority task. If this is the case, the EMIF instead enters directly into the turn-around period for the pending read or write operation.</p>

**Figure 17-13. Timing Waveform of an Asynchronous Write Cycle in Select Strobe Mode**



#### 17.2.6.6 Extended Wait Mode and the EMIF\_nWAIT Pin

The EMIF supports the Extend Wait Mode. This is a mode in which the external asynchronous device may assert control over the length of the strobe period. The Extended Wait Mode can be entered by setting the EW bit in the asynchronous  $n$  configuration register (CEnCFG) ( $n = 2, 3$ , or  $4$ ). When this bit is set, the EMIF monitors the EMIF\_nWAIT pin to determine if the attached device wishes to extend the strobe period of the current access cycle beyond the programmed number of clock cycles.

When the EMIF detects that the EMIF\_nWAIT pin has been asserted, it will begin inserting extra strobe cycles into the operation until the EMIF\_nWAIT pin is deactivated by the external device. The EMIF will then return to the last cycle of the programmed strobe period and the operation will proceed as usual from this point. Please refer to the device data manual for details on the timing requirements of the EMIF\_nWAIT signal.

The EMIF\_nWAIT pin cannot be used to extend the strobe period indefinitely. The programmable MAX\_EXT\_WAIT field in the asynchronous wait cycle configuration register (AWCC) determines the maximum number of EMIF\_CLK cycles the strobe period may be extended beyond the programmed length. When the counter expires, the EMIF proceeds to the hold period of the operation regardless of the state of the EMIF\_nWAIT pin. The EMIF can also generate an interrupt upon expiration of this counter. See [Section 17.2.9.1](#) for details on enabling this interrupt.

For the EMIF to function properly in the Extended Wait mode, the WP $n$  bit of AWCC must be programmed to match the polarity of the EMIF\_nWAIT pin. In its reset state of 1, the EMIF will insert wait cycles when the EMIF\_nWAIT pin is sampled high. When set to 0, the EMIF will insert wait cycles only when EMIF\_nWAIT is sampled low. This programmability allows for a glueless connection to larger variety of asynchronous devices.


Finally, a restriction is placed on the strobe period timing parameters when operating in Extended Wait mode. Specifically, the sum of the W\_SETUP and W\_STROBE fields must be greater than 4, and the sum of the R\_SETUP and R\_STROBE fields must be greater than 4 for the EMIF to recognize the EMIF\_nWAIT pin has been asserted. The W\_SETUP, W\_STROBE, R\_SETUP, and R\_STROBE fields are in CEnCFG.

### 17.2.6.7 NOR Flash Page Mode

EMIF supports Page mode reads for NOR Flash on its asynchronous memory chip selects. This mode can be enabled by writing a 1 to the CS<sub>n</sub>\_PG\_MD\_EN ( $n = 2, 3$ , or  $4$ ) field in the Page Mode Control register for the chip select in consideration. Whenever Page Mode for reads is enabled for a particular chip select, the page size for the device connected must also be programmed in the CS<sub>n</sub>\_PG\_SIZE field of the Page Mode Control register. The address change to valid read data available timing must be programmed in the CS<sub>n</sub>\_PG\_DEL field of the Page Control register. All other asynchronous memory timings must be programmed in the asynchronous configuration register (CE<sub>n</sub>CFG). See [Figure 17-14](#) for read in asynchronous page mode.

**NOTE:** The Extended Wait mode and the Select Strobe mode must be disabled when using the asynchronous interface in Page mode.

**Figure 17-14. Asynchronous Read in Page Mode**



### 17.2.7 Data Bus Parking

The EMIF always drives the data bus to the previous write data value when it is idle. This feature is called data bus parking. Only when the EMIF issues a read command to the external memory does it stop driving the data bus. After the EMIF latches the last read data, it immediately parks the data bus again.

The one exception to this behavior occurs after performing an asynchronous read operation while the EMIF is in the self-refresh state. In this situation, the read operation is not followed by the EMIF parking the data bus. Instead, the EMIF tri-states the data bus. Therefore, it is not recommended to perform asynchronous read operations while the EMIF is in the self-refresh state, in order to prevent floating inputs on the data bus. External pull-ups, such as  $10\text{k}\Omega$  resistors, should be placed on the 16 EMIF data bus pins (which do not have internal pull-ups) if it is required to perform reads in this situation. The precise resistor value should be chosen so that the worst case combined off-state leakage currents do not cause the voltage levels on the associated pins to drop below the high-level input voltage requirement.

For information about the self-refresh state, see [Section 17.2.5.7](#).

### 17.2.8 Reset and Initialization Considerations

The EMIF memory controller has two active-low reset signals, CHIP\_RST\_n and MOD\_G\_RST\_n. Both these reset signals are driven by the device system reset signal. This device does not offer the flexibility to reset just the EMIF state machine without also resetting the EMIF controller's memory-mapped registers. As soon as the device system reset is released (driven High), the EMIF memory controller immediately begins its initialization sequence. Command and data stored in the EMIF memory controller FIFOs are lost. Refer the Architecture chapter of the technical reference manual (TRM) for more information on conditions that can cause a device system reset to be asserted.

When system reset is released, the EMIF automatically begins running the SDRAM initialization sequence described in [Section 17.2.5.4](#). Even though the initialization procedure is automatic, a special procedure, found in [Section 17.2.5](#) must still be followed.

### 17.2.9 Interrupt Support

The EMIF supports a single interrupt to the CPU. [Section 17.2.9.1](#) details the generation and internal masking of EMIF interrupts.

#### 17.2.9.1 Interrupt Events

There are three conditions that may cause the EMIF to generate an interrupt to the CPU. These conditions are:

- A rising edge on the EMIF\_nWAIT signal (wait rise interrupt)
- An asynchronous time out
- Usage of unsupported addressing mode (line trap interrupt)

The wait rise interrupt occurs when a rising edge is detected on EMIF\_nWAIT signal. This interrupt generation is not affected by the WPn bit in the asynchronous wait cycle configuration register (AWCC). The asynchronous time out interrupt condition occurs when the attached asynchronous device fails to deassert the EMIF\_nWAIT pin within the number of cycles defined by the MAX\_EXT\_WAIT bit in AWCC (this happens only in extended wait mode). EMIF supports only linear incrementing and cache line wrap addressing modes . If an access request for an unsupported addressing mode is received, the EMIF will set the LT bit in the EMIF interrupt raw register (INTRAW) and treat the request as a linear incrementing request.

Only when the interrupt is enabled by setting the appropriate bit (WR\_MASK\_SET/AT\_MASK\_SET/LT\_MASK\_SET) in the EMIF interrupt mask set register (INTMSKSET) to 1, will the interrupt be sent to the CPU. Once enabled, the interrupt may be disabled by writing a 1 to the corresponding bit in the EMIF interrupt mask clear register (INTMSKCLR). The bit fields in both the INTMSKSET and INTMSKCLR may be used to indicate whether the interrupt is enabled. When the interrupt is enabled, the corresponding bit field in both the INTMSKSET and INTMSKCLR will have a value of 1; when the interrupt is disabled, the corresponding bit field will have a value of 0.

The EMIF interrupt raw register (INTRAW) and the EMIF interrupt mask register (INTMSK) indicate the status of each interrupt. The appropriate bit (WR/AT/LT) in INTRAW is set when the interrupt condition occurs, whether or not the interrupt has been enabled. However, the appropriate bit (WR\_MASKED/AT\_MASKED/LT\_MASKED) in INTMSK is set only when the interrupt condition occurs and the interrupt is enabled. Writing a 1 to the bit in INTRAW clears the INTRAW bit as well as the corresponding bit in INTMSK. [Table 17-23](#) contains a brief summary of the interrupt status and control bit fields. See [Section 17.3](#) for complete details on the register fields.

**Table 17-23. Interrupt Monitor and Control Bit Fields**

Register Name	Bit Name	Description
EMIF interrupt raw register (INTRAW)	WR	This bit is set when an rising edge on the EMIF_nWAIT signal occurs. Writing a 1 clears the WR bit as well as the WR_MASKED bit in INTMSK.
	AT	This bit is set when an asynchronous timeout occurs. Writing a 1 clears the AT bit as well as the AT_MASKED bit in INTMSK.
	LT	This bit is set when an unsupported addressing mode is used. Writing a 1 clears LT bit as well as the LT_MASKED bit in INTMSK.

**Table 17-23. Interrupt Monitor and Control Bit Fields (continued)**

Register Name	Bit Name	Description
EMIF interrupt mask register (INTMSK)	WR_MASKED	This bit is set only when a rising edge on the EMIF_nWAIT signal occurs and the interrupt has been enabled by writing a 1 to the WR_MASK_SET bit in INTMSKSET.
	AT_MASKED	This bit is set only when an asynchronous timeout occurs and the interrupt has been enabled by writing a 1 to the AT_MASK_SET bit in INTMSKSET.
	LT_MASKED	This bit is set only when line trap interrupt occurs and the interrupt has been enabled by writing a 1 to the LT_MASK_SET bit in INTMSKSET.
EMIF interrupt mask set register (INTMSKSET)	WR_MASK_SET	Writing a 1 to this bit enables the wait rise interrupt.
	AT_MASK_SET	Writing a 1 to this bit enables the asynchronous timeout interrupt.
	LT_MASK_SET	Writing a 1 to this bit enables the line trap interrupt.
EMIF interrupt mask clear register (INTMSKCLR)	WR_MASK_CLR	Writing a 1 to this bit disables the wait rise interrupt.
	AT_MASK_CLR	Writing a 1 to this bit disables the asynchronous timeout interrupt.
	LT_MASK_CLR	Writing a 1 to this bit disables the line trap interrupt.

### 17.2.10 DMA Event Support

EMIF memory controller is a DMA slave peripheral and therefore does not generate DMA events. Data read and write requests may be made directly, by masters and the DMA.

### 17.2.11 EMIF Signal Multiplexing

For details on EMIF signal multiplexing, see the I/O Multiplexing Module chapter of the technical reference manual.

### 17.2.12 Memory Map

For information describing the device memory-map, see your device-specific datasheet.

### 17.2.13 Priority and Arbitration

Section 17.2.2 describes the external prioritization and arbitration among requests from different sources within the microcontroller. The result of this external arbitration is that only one request is presented to the EMIF at a time. Once the EMIF completes a request, the external arbiter then provides the EMIF with the next pending request.

Internally, the EMIF undertakes memory device transactions according to a strict priority scheme. The highest priority events are:

- A device reset.
- A write to any of the three least significant bytes of the SDRAM configuration register (SDCR).

Either of these events will cause the EMIF to immediately commence its initialization sequence as described in Section 17.2.5.4.

Once the EMIF has completed its initialization sequence, it performs memory transactions according to the following priority scheme (highest priority listed first):

1. If the EMIF's backlog refresh counter is at the Refresh Must urgency level, the EMIF performs multiple SDRAM auto refresh cycles until the Refresh Release urgency level is reached.
2. If an SDRAM or asynchronous read has been requested, the EMIF performs a read operation.
3. If the EMIF's backlog refresh counter is at the Refresh Need urgency level, the EMIF performs an SDRAM auto refresh cycle.
4. If an SDRAM or asynchronous write has been requested, the EMIF performs a write operation.
5. If the EMIF's backlog refresh counter is at the Refresh May or Refresh Release urgency level, the EMIF performs an SDRAM auto refresh cycle.

6. If the value of the SR bit in SDCR has been set to 1, the EMIF will enter the self-refresh state as described in [Section 17.2.5.7](#).

After taking one of the actions listed above, the EMIF then returns to the top of the priority list to determine its next action.

Because the EMIF does not issue auto-refresh cycles when in the self-refresh state, the above priority scheme does not apply when in this state. See [Section 17.2.5.7](#) for details on the operation of the EMIF when in the self-refresh state.

## 17.2.14 System Considerations

This section describes various system considerations to keep in mind when operating the EMIF.

### 17.2.14.1 Asynchronous Request Times

In a system that interfaces to both SDRAM and asynchronous memory, the asynchronous requests must not take longer than the smaller of the following two values:

- $t_{RAS}$  (typically 120  $\mu$ s) - to avoid violating the maximum time allowed between issuing an ACTV and PRE command to the SDRAM.
- $t_{\text{Refresh Rate}} \times 11$  (typically 15.7  $\mu$ s  $\times$  11 = 172.7  $\mu$ s) - to avoid refresh violations on the SDRAM.

The length of an asynchronous request is controlled by multiple factors, the primary factor being the number of access cycles required to complete the request. For example, an asynchronous request for 4 bytes will require four access cycles using an 8-bit data bus and only two access cycle using a 16-bit data bus. The maximum request size that the EMIF can be sent is 16 words, therefore the maximum number of access cycles per memory request is 64 when the EMIF is configured with an 8-bit data bus. The length of the individual access cycles that make up the asynchronous request is determined by the programmed setup, strobe, hold, and turnaround values, but can also be extended with the assertion of the EMIF\_nWAIT input signal up to a programmed maximum limit. It is up to the user to make sure that an entire asynchronous request does not exceed the timing values listed above when also interfacing to an SDRAM device. This can be done by limiting the asynchronous timing parameters.

### 17.2.14.2 Interface to External Peripheral or FIFO Memory

If EMIF is used to interface to an external peripheral or FIFO logic (e.g. UHPI), it is recommended to use the host CPU's Memory Protection Unit (MPU) to define this external memory range as a region that is either strongly-ordered or of device type.

### 17.2.14.3 Interface to External SDRAM

If EMIF is used to interface to an external SDRAM, it is recommended to burst as much as possible to normal memory to improve the interface bandwidth.

### 17.2.15 Power Management

Power dissipation from the EMIF memory controller may be managed by following methods:

- Self-refresh mode
- Power-down mode
- Gating input clocks to the module off

Gating input clocks off to the EMIF memory controller achieves higher power savings when compared to the power savings of self-refresh or power down mode. The input clock VCLK3 can be turned off through the use of the Global Clock Module (GCM). Before gating clocks off, the EMIF memory controller must place the SDR SDRAM memory in self-refresh mode. If the external memory requires a continuous clock, the VCLK3 clock domain must not be turned off because this may result in data corruption. See the following subsections for the proper procedures to follow when stopping the EMIF memory controller clocks.

#### 17.2.15.1 Power Management Using Self-Refresh Mode

The EMIF can be placed into a self-refresh state in order to place the attached SDRAM devices into self-refresh mode, which consumes less power for most SDRAM devices. In this state, the attached SDRAM device uses an internal clock to perform its own auto refresh cycles. This maintains the validity of the data in the SDRAM without the need for any external commands. Refer to [Section 17.2.5.7](#) for more details on placing the EMIF into the self-refresh state.

#### 17.2.15.2 Power Management Using Power Down Mode

In the power down mode, EMIF drives EMIF\_CKE low to lower the power consumption. EMIF\_CKE goes high when there is a need to send refresh (REFR) commands, after which EMIF\_CKE is again driven low. EMIF\_CKE remains low until any request arrives. Refer to [Section 17.2.5.8](#) for more details on placing EMIF in power down mode.

### 17.2.16 Emulation Considerations

EMIF memory controller remains fully functional during emulation halts in order to allow emulation access to external memory.

## 17.3 Registers

The external memory interface (EMIF) is controlled by programming its internal memory-mapped registers (MMRs). [Table 17-24](#) lists the memory-mapped registers for the EMIF.

---

**NOTE:** All EMIF MMRs, except SDCR, support only word (32-bit) accesses. Performing a byte (8-bit) or halfword (16-bit) write to these registers results in undefined behavior. The SDCR is byte writable to allow the setting of the SR, PD and PDWR bits without triggering the SDRAM initialization sequence.

---

The EMIF registers must always be accessed using 32-bit accesses (unless otherwise specified in this chapter). The base address of the memory-mapped registers of EMIF is FCFF E800h.

**Table 17-24. External Memory Interface (EMIF) Registers**

Offset	Acronym	Register Description	Section
00h	MIDR	Module ID Register	<a href="#">Section 17.3.1</a>
04h	AWCC	Asynchronous Wait Cycle Configuration Register	<a href="#">Section 17.3.2</a>
08h	SDCR	SDRAM Configuration Register	<a href="#">Section 17.3.3</a>
0Ch	SDRCR	SDRAM Refresh Control Register	<a href="#">Section 17.3.4</a>
10h	CE2CFG	Asynchronous 1 Configuration Register	<a href="#">Section 17.3.5</a>
14h	CE3CFG	Asynchronous 2 Configuration Register	<a href="#">Section 17.3.5</a>
18h	CE4CFG	Asynchronous 3 Configuration Register	<a href="#">Section 17.3.5</a>
1Ch	CE5CFG	Asynchronous 4 Configuration Register	<a href="#">Section 17.3.5</a>
20h	SDTIMR	SDRAM Timing Register	<a href="#">Section 17.3.6</a>
3Ch	SDSRETR	SDRAM Self Refresh Exit Timing Register	<a href="#">Section 17.3.7</a>
40h	INTRAW	EMIF Interrupt Raw Register	<a href="#">Section 17.3.8</a>
44h	INTMSK	EMIF Interrupt Mask Register	<a href="#">Section 17.3.9</a>
48h	INTMSKSET	EMIF Interrupt Mask Set Register	<a href="#">Section 17.3.10</a>
4Ch	INTMSKCLR	EMIF Interrupt Mask Clear Register	<a href="#">Section 17.3.11</a>
68h	PMCR	Page Mode Control Register	<a href="#">Section 17.3.12</a>

### 17.3.1 Module ID Register (MIDR)

This is a read-only register indicating the module ID of the EMIF. The MIDR is shown in [Figure 17-15](#) and described in [Table 17-25](#).

**Figure 17-15. Module ID Register (MIDR) [offset = 00]**

31	REV	0
	R-4000 0205h	

LEGEND: R = Read only; -n = value after reset

**Table 17-25. Module ID Register (MIDR) Field Descriptions**

Bit	Field	Value	Description
31-0	REV	4000 0205h	Module ID of EMIF.

### 17.3.2 Asynchronous Wait Cycle Configuration Register (AWCC)

The asynchronous wait cycle configuration register (AWCC) is used to configure the parameters for extended wait cycles. Both the polarity of the EMIF\_nWAIT pin(s) and the maximum allowable number of extended wait cycles can be configured. The AWCC is shown in [Figure 17-16](#) and described in [Table 17-26](#). Not all devices support both EMIF\_nWAIT[1] and EMIF\_nWAIT[0], see the device-specific data manual to determine support on each device.

**NOTE:** The EW bit in the asynchronous *n* configuration register (CEnCFG) must be set to allow for the insertion of extended wait cycles.

**Figure 17-16. Asynchronous Wait Cycle Configuration Register (AWCCR) [offset = 04h]**

31	30	29	28	27	24	23	22	21	20	19	18	17	16
Reserved	WP1	WP0		Reserved	CS5_WAIT	CS4_WAIT	CS3_WAIT	CS2_WAIT					
R-0	R/W-1	R/W-1		R-0	R/W-0	R/W-0	R/W-0	R/W-0					
15				8	7								0
	Reserved					MAX_EXT_WAIT							
	R-0					R/W-80h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-26. Asynchronous Wait Cycle Configuration Register (AWCCR) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Reserved
29	WP1	0 1	EMIF_nWAIT[1] polarity bit. This bit defines the polarity of the EMIF_nWAIT[1] pin. Insert wait cycles if EMIF_nWAIT[1] pin is low. Insert wait cycles if EMIF_nWAIT[1] pin is high.
28	WP0	0 1	EMIF_nWAIT[0] polarity bit. This bit defines the polarity of the EMIF_nWAIT[0] pin. Insert wait cycles if EMIF_nWAIT[0] pin is low. Insert wait cycles if EMIF_nWAIT[0] pin is high.
27-24	Reserved	0	Reserved
23-22	CS5_WAIT	0-3h	Chip Select 5 WAIT signal selection. This signal determines which EMIF_nWAIT[n] signal will be used for memory accesses to chip select 5 memory space. This device does not support chip select 5, so any value written to this field has no effect.
21-20	CS4_WAIT	0-3h 0 1h 2h-3h	Chip Select 4 WAIT signal selection. This signal determines which EMIF_nWAIT[n] signal will be used for memory accesses to chip select 4 memory space. EMIF_nWAIT[0] pin is used to control external wait states. EMIF_nWAIT[1] pin is used to control external wait states. Reserved
19-18	CS3_WAIT	0-3h 0 1h 2h-3h	Chip Select 3 WAIT signal selection. This signal determines which EMIF_nWAIT[n] signal will be used for memory accesses to chip select 3 memory space. EMIF_nWAIT[0] pin is used to control external wait states. EMIF_nWAIT[1] pin is used to control external wait states. Reserved
17-16	CS2_WAIT	0-3h 0 1h 2h-3h	Chip Select 2 WAIT signal selection. This signal determines which EMIF_nWAIT[n] signal will be used for memory accesses to chip select 2 memory space. EMIF_nWAIT[0] pin is used to control external wait states.. EMIF_nWAIT[1] pin is used to control external wait states. Reserved
15-8	Reserved	0	Reserved
7-0	MAX_EXT_WAIT	0-FFh	Maximum extended wait cycles. The EMIF will wait for a maximum of (MAX_EXT_WAIT + 1) × 16 clock cycles before it stops inserting asynchronous wait cycles and proceeds to the hold period of the access.

### 17.3.3 SDRAM Configuration Register (SDCR)

The SDRAM configuration register (SDCR) is used to configure various parameters of the SDRAM controller such as the number of internal banks, the internal page size, and the CAS latency to match those of the attached SDRAM device. In addition, this register is used to put the attached SDRAM device into Self-Refresh mode. The SDCR is shown in [Figure 17-17](#) and described in [Table 17-27](#).

**NOTE:** Writing to the lower three bytes of this register will cause the EMIF to start the SDRAM initialization sequence described in [Section 17.2.5.4](#).

**Figure 17-17. SDRAM Configuration Register (SDCR) [offset = 08h]**

31	30	29	28				24
SR	PD	PDWR		Reserved			
R/W-0	R/W-0	R/W-0		R-0			
23				Reserved			16
				R-0			
15	14	13	12	11		9	8
Reserved	NM <sup>(A)</sup>	Reserved		CL		BIT11_9LOCK	
R-0	R/W-0	R-0		R/W-3h		R/W-0	
7	6	4	3	2		0	
Reserved		IBANK	Reserved		PAGESIZE		
R-0		R/W-2h	R-0		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

A. The NM bit must be set to 1 if the EMIF on your device only has 16 data bus pins.

**Table 17-27. SDRAM Configuration Register (SDCR) Field Descriptions**


Bit	Field	Value	Description
31	SR	0	Self-Refresh mode bit. This bit controls entering and exiting of the Self-Refresh mode described in <a href="#">Section 17.2.5.7</a> . The field should be written using a byte-write to the upper byte of SDCR to avoid triggering the SDRAM initialization sequence.
			Writing a 0 to this bit will cause connected SDRAM devices and the EMIF to exit the Self-Refresh mode.
			Writing a 1 to this bit will cause connected SDRAM devices and the EMIF to enter the Self-Refresh mode.
30	PD	0	Power Down bit. This bit controls entering and exiting of the power-down mode. The field should be written using a byte-write to the upper byte of SDCR to avoid triggering the SDRAM initialization sequence. If both SR and PD bits are set, the EMIF will go into Self Refresh.
			Writing a 0 to this bit will cause connected SDRAM devices and the EMIF to exit the power-down mode.
			Writing a 1 to this bit will cause connected SDRAM devices and the EMIF to enter the power-down mode.
29	PDWR		Perform refreshes during power down. Writing a 1 to this bit will cause EMIF to exit power-down state and issue an AUTO REFRESH command every time Refresh May level is set.
28-15	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
14	NM	0	Narrow mode bit. This bit defines whether a 16- or 32-bit-wide SDRAM is connected to the EMIF. This bit field must always be set to 1. Writing to this field triggers the SDRAM initialization sequence.
			32-bit SDRAM data bus is used.
			16-bit SDRAM data bus is used.
13-12	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.

**Table 17-27. SDRAM Configuration Register (SDCR) Field Descriptions (continued)**

Bit	Field	Value	Description
11-9	CL	0-7h 0-1h 2h 3h 4h-7h	CAS Latency. This field defines the CAS latency to be used when accessing connected SDRAM devices. A 1 must be simultaneously written to the BIT11_9LOCK bit field of this register in order to write to the CL bit field. Writing to this field triggers the SDRAM initialization sequence. Reserved CAS latency = 2 EMIF_CLK cycles CAS latency = 3 EMIF_CLK cycles Reserved
8	BIT11_9LOCK	0 1	Bits 11 to 9 lock. CL can only be written if BIT11_9LOCK is simultaneously written with a 1. BIT11_9LOCK is always read as 0. Writing to this field triggers the SDRAM initialization sequence. CL cannot be written. CL can be written.
7	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
6-4	IBANK	0-7h 0 1 2 3h-7h	Internal SDRAM Bank size. This field defines number of banks inside the connected SDRAM devices. Writing to this field triggers the SDRAM initialization sequence. 1 bank SDRAM devices. 2 bank SDRAM devices. 4 bank SDRAM devices. Reserved.
3	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
2-0	PAGESIZE	0-7h 0 1h 2h 3h 4h-7h	Page Size. This field defines the internal page size of connected SDRAM devices. Writing to this field triggers the SDRAM initialization sequence. 8 column address bits (256 elements per row) 9 column address bits (512 elements per row) 10 column address bits (1024 elements per row) 11 column address bits (2048 elements per row) Reserved

#### 17.3.4 SDRAM Refresh Control Register (SDRCR)

The SDRAM refresh control register (SDRCR) is used to configure the rate at which connected SDRAM devices will be automatically refreshed by the EMIF. Refer to [Section 17.2.5.6](#) on the refresh controller for more details. The SDRCR is shown in [Figure 17-18](#) and described in [Table 17-28](#).

**Figure 17-18. SDRAM Refresh Control Register (SDRCR) [offset = 0Ch]**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-28. SDRAM Refresh Control Register (SDRCR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
12-0	RR	0-1FFFh	Refresh Rate. This field is used to define the SDRAM refresh period in terms of EMIF_CLK cycles. Writing a value < 0x0020 to this field will cause it to be loaded with $(2 \times T_{RFC}) + 1$ value from the SDRAM timing register (SDTIMR).

### 17.3.5 Asynchronous *n* Configuration Registers (CE2CFG-CE5CFG)

The asynchronous *n* configuration registers (CE2CFG, CE3CFG, CE4CFG, and CE5CFG) are used to configure the shaping of the address and control signals during an access to asynchronous memory connected to CS2, CS3, CS4, and CS5, respectively. CS5 is not available on this device. It is also used to program the width of asynchronous Interfacend to select from various modes of operation. This register can be written prior to any transfer, and any asynchronous transfer following the write will use the new configuration. The CEnCFG is shown in [Figure 17-19](#) and described in [Table 17-29](#).

**Figure 17-19. Asynchronous *n* Configuration Register (CEnCFG) [offset = 10h - 1Ch]**

31	30	29	26	25	24
SS	EW <sup>(A)</sup>		W_SETUP		W_STROBE <sup>(B)</sup>
R/W-0	R/W-0		R/W-Fh		R/W-3Fh
23		20	19	17	16
	W_STROBE <sup>(B)</sup>		W_HOLD		R_SETUP
	R/W-3Fh		R/W-7h		R/W-Fh
15	13	12	7	6	4
R_SETUP		R_STROBE <sup>(B)</sup>	R_HOLD	TA	ASIZE
R/W-Fh		R/W-3Fh	R/W-7h	R/W-3h	R/W-0
1	0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

A. The EW bit must be cleared to 0 when operating in NAND Flash mode.

B. This bit field must be cleared to 0 if the EMIF on your device does not have an EMIF\_nWAIT pin.

**Table 17-29. Asynchronous *n* Configuration Register (CEnCFG) Field Descriptions**

Bit	Field	Value	Description
31	SS	0	Select Strobe bit. This bit defines whether the asynchronous interface operates in Normal Mode or Select Strobe Mode. See <a href="#">Section 17.2.6</a> for details on the two modes of operation.
		1	Normal Mode enabled.
30	EW	0	Select Strobe Mode enabled.
		1	Extend Wait bit. This bit defines whether extended wait cycles will be enabled. See <a href="#">Section 17.2.6.6</a> on extended wait cycles for details. This bit field must be set to 0 if the EMIF on your device does not have an EMIF_nWAIT pin.
29-26	W_SETUP	0-Fh	Write setup width in EMIF_CLK cycles, minus one cycle. See <a href="#">Section 17.2.6.3</a> for details.
		0-3Fh	Write strobe width in EMIF_CLK cycles, minus one cycle. See <a href="#">Section 17.2.6.3</a> for details.
19-17	W_HOLD	0-7h	Write hold width in EMIF_CLK cycles, minus one cycle. See <a href="#">Section 17.2.6.3</a> for details.
		0-Fh	Read setup width in EMIF_CLK cycles, minus one cycle. See <a href="#">Section 17.2.6.3</a> for details.
16-13	R_SETUP	0-3Fh	Read strobe width in EMIF_CLK cycles, minus one cycle. See <a href="#">Section 17.2.6.3</a> for details.
		0-7h	Read hold width in EMIF_CLK cycles, minus one cycle. See <a href="#">Section 17.2.6.3</a> for details.
6-4	R_HOLD	0-3h	Minimum Turn-Around time. This field defines the minimum number of EMIF_CLK cycles between reads and writes, minus one cycle. See <a href="#">Section 17.2.6.3</a> for details.
		0-3h	Asynchronous Data Bus Width. This field defines the width of the asynchronous device's data bus.
1-0	ASIZE	0	8-bit data bus
		1h	16-bit data bus
		2h-3h	Reserved

### 17.3.6 SDRAM Timing Register (SDTIMR)

The SDRAM timing register (SDTIMR) is used to program many of the SDRAM timing parameters. Consult the SDRAM datasheet for information on the appropriate values to program into each field. The SDTIMR is shown in [Figure 17-20](#) and described in [Table 17-30](#).

**Figure 17-20. SDRAM Timing Register (SDTIMR) [offset = 20h]**

31	27	26	24	23	22	20	19	18	16
T_RFC		T_RP		Rsvd	T_RCD		Rsvd	T_WR	
R/W-8h		R/W-2h		R-0	R/W-2h		R-0	R/W-1h	
15	12	11	8	7	6	4	3	0	
T_RAS		T_RC		Rsvd	T_RRD		Reserved		R-0
R/W-5h		R/W-8h		R-0	R/W-1h				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-30. SDRAM Timing Register (SDTIMR) Field Descriptions**

Bit	Field	Value	Description
31-27	T_RFC	0-1Fh	Specifies the Trfc value of the SDRAM. This defines the minimum number of EMIF_CLK cycles from Refresh (REFR) to Refresh (REFR), minus 1: $T_{RFC} = (Trfc/t_{EMIF\_CLK}) - 1$
26-24	T_RP	0-7h	Specifies the Trp value of the SDRAM. This defines the minimum number of EMIF_CLK cycles from Precharge (PRE) to Activate (ACTV) or Refresh (REFR) command, minus 1: $T_{RP} = (Trp/t_{EMIF\_CLK}) - 1$
23	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
22-20	T_RCD	0-7h	Specifies the Trcd value of the SDRAM. This defines the minimum number of EMIF_CLK cycles from Active (ACTV) to Read (READ) or Write (WRT), minus 1: $T_{RCD} = (Trcd/t_{EMIF\_CLK}) - 1$
19	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
18-16	T_WR	0-7h	Specifies the Twr value of the SDRAM. This defines the minimum number of EMIF_CLK cycles from last Write (WRT) to Precharge (PRE), minus 1: $T_{WR} = (Twr/t_{EMIF\_CLK}) - 1$
15-12	T_RAS	0-Fh	Specifies the Tras value of the SDRAM. This defines the minimum number of EMIF_CLK clock cycles from Activate (ACTV) to Precharge (PRE), minus 1: $T_{RAS} = (Tras/t_{EMIF\_CLK}) - 1$
11-8	T_RC	0-Fh	Specifies the Trc value of the SDRAM. This defines the minimum number of EMIF_CLK clock cycles from Activate (ACTV) to Activate (ACTV), minus 1: $T_{RC} = (Trc/t_{EMIF\_CLK}) - 1$
7	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
6-4	T_RRD	0-7h	Specifies the Trrd value of the SDRAM. This defines the minimum number of EMIF_CLK clock cycles from Activate (ACTV) to Activate (ACTV) for a different bank, minus 1: $T_{RRD} = (Trrd/t_{EMIF\_CLK}) - 1$
3-0	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.

### 17.3.7 SDRAM Self Refresh Exit Timing Register (SDSRETR)

The SDRAM self refresh exit timing register (SDSRETR) is used to program the amount of time between when the SDRAM exits Self-Refresh mode and when the EMIF issues another command. The SDSRETR is shown in [Figure 17-21](#) and described in [Table 17-31](#).

**Figure 17-21. SDRAM Self Refresh Exit Timing Register (SDSRETR) [offset = 3Ch]**

31				16
	Reserved			
15		R-0		
	Reserved		5      4	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-31. SDRAM Self Refresh Exit Timing Register (SDSRETR) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reserved. The reserved bit location is always read as 0.
4-0	T_XS	0-1Fh	This field specifies the minimum number of ECLKOUT cycles from Self-Refresh exit to any command, minus one. $T_{XS} = Txsr / t_{EMIF\_CLK} - 1$

### 17.3.8 EMIF Interrupt Raw Register (INTRAW)

The EMIF interrupt raw register (INTRAW) is used to monitor and clear the EMIF's hardware-generated Asynchronous Timeout Interrupt. The AT bit in this register will be set when an Asynchronous Timeout occurs regardless of the status of the EMIF interrupt mask set register (INTMSKSET) and EMIF interrupt mask clear register (INTMSKCLR). Writing a 1 to this bit will clear it. The EMIF on some devices does not have the EMIF\_nWAIT pin; therefore, these registers and fields are reserved on those devices. The INTRAW is shown in [Figure 17-22](#) and described in [Table 17-32](#).

**Figure 17-22. EMIF Interrupt Raw Register (INTRAW) [offset = 40h]**

31					8
	Reserved				
		R-0			
7		3	2	1	0
	Reserved		WR	LT	AT
	R-0		R/W1C-0	R/W1C-0	R/W1C-0

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing 0 has no effect); -n = value after reset


**Table 17-32. EMIF Interrupt Raw Register (INTRAW) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
2	WR	0	Wait Rise. This bit is set to 1 by hardware to indicate that a rising edge on the EMIF_nWAIT pin has occurred.
		1	Indicates that a rising edge has not occurred on the EMIF_nWAIT pin. Writing a 0 has no effect.
		1	Indicates that a rising edge has occurred on the EMIF_nWAIT pin. Writing a 1 will clear this bit and the WR_MASKED bit in the EMIF interrupt masked register (INTMSK).
1	LT	0	Line Trap. Set to 1 by hardware to indicate illegal memory access type or invalid cache line size.
		1	Writing a 0 has no effect.
		1	Indicates that a line trap has occurred. Writing a 1 will clear this bit as well as the LT_MASKED bit in the EMIF interrupt masked register (INTMSK).
0	AT	0	Asynchronous Timeout. This bit is set to 1 by hardware to indicate that during an extended asynchronous memory access cycle, the EMIF_nWAIT pin did not go inactive within the number of cycles defined by the MAX_EXT_WAIT field in the asynchronous wait cycle configuration register (AWCC).
		0	Indicates that an Asynchronous Timeout has not occurred. Writing a 0 has no effect.
		1	Indicates that an Asynchronous Timeout has occurred. Writing a 1 will clear this bit as well as the AT_MASKED bit in the EMIF interrupt masked register (INTMSK).

### 17.3.9 EMIF Interrupt Masked Register (INTMSK)

Like the EMIF interrupt raw register (INTRAW), the EMIF interrupt masked register (INTMSK) is used to monitor and clear the status of the EMIF's hardware-generated Asynchronous Timeout Interrupt. The main difference between the two registers is that when the AT\_MASKED bit in this register is set, an active-high pulse will be sent to the CPU interrupt controller. Also, the AT\_MASKED bit field in INTMSK is only set to 1 if the associated interrupt has been enabled in the EMIF interrupt mask set register (INTMSKSET). The EMIF on some devices does not have the EMIF\_nWAIT pin, therefore, these registers and fields are reserved on those devices. The INTMSK is shown in [Figure 17-23](#) and described in [Table 17-33](#).

**Figure 17-23. EMIF Interrupt Mask Register (INTMSK) [offset = 44h]**



LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing 0 has no effect); -n = value after reset


**Table 17-33. EMIF Interrupt Mask Register (INTMSK) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
2	WR_MASKED	0	Wait Rise Masked. This bit is set to 1 by hardware to indicate a rising edge has occurred on the EMIF_nWAIT pin, provided that the WR_MASK_SET bit is set to 1 in the EMIF interrupt mask set register (INTMSKSET).
		1	Indicates that a wait rise interrupt has not been generated. Writing a 0 has no effect.
		1	Indicates that a wait rise interrupt has been generated. Writing a 1 will clear this bit and the WR bit in the EMIF interrupt raw register (INTRAW).
1	LT_MASKED	0	Masked Line Trap. Set to 1 by hardware to indicate illegal memory access type or invalid cache line size, only if the LT_MASK_SET bit in the EMIF interrupt mask set register (INTMSKSET) is set to 1.
		1	Writing a 0 has no effect.
		1	Writing a 1 will clear this bit as well as the LT bit in the EMIF interrupt raw register (INTRAW).
0	AT_MASKED	0	Asynchronous Timeout Masked. This bit is set to 1 by hardware to indicate that during an extended asynchronous memory access cycle, the EMIF_nWAIT pin did not go inactive within the number of cycles defined by the MAX_EXT_WAIT field in the asynchronous wait cycle configuration register (AWCC), provided that the AT_MASK_SET bit is set to 1 in the EMIF interrupt mask set register (INTMSKSET).
		0	Indicates that an Asynchronous Timeout Interrupt has not been generated. Writing a 0 has no effect.
		1	Indicates that an Asynchronous Timeout Interrupt has been generated. Writing a 1 will clear this bit as well as the AT bit in the EMIF interrupt raw register (INTRAW).

### 17.3.10 EMIF Interrupt Mask Set Register (INTMSKSET)

The EMIF interrupt mask set register (INTMSKSET) is used to enable the Asynchronous Timeout Interrupt. If read as 1, the AT\_MASKED bit in the EMIF interrupt masked register (INTMSK) will be set and an interrupt will be generated when an Asynchronous Timeout occurs. If read as 0, the AT\_MASKED bit will always read 0 and no interrupt will be generated when an Asynchronous Timeout occurs. Writing a 1 to the AT\_MASK\_SET bit enables the Asynchronous Timeout Interrupt. The EMIF on some devices does not have the EMIF\_nWAIT pin; therefore, these registers and fields are reserved on those devices. The INTMSKSET is shown in [Figure 17-24](#) and described in [Table 17-34](#).

**Figure 17-24. EMIF Interrupt Mask Set Register (INTMSKSET) [offset = 48h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 17-34. EMIF Interrupt Mask Set Register (INTMSKSET) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
2	WR_MASK_SET	0	Wait Rise Mask Set. This bit determines whether or not the wait rise Interrupt is enabled. Writing a 1 to this bit sets this bit, sets the WR_MASK_CLR bit in the EMIF interrupt mask clear register (INTMSKCLR), and enables the wait rise interrupt. To clear this bit, a 1 must be written to the WR_MASK_CLR bit in INTMSKCLR.
		1	Indicates that the wait rise interrupt is disabled. Writing a 0 has no effect.
		1	Indicates that the wait rise interrupt is enabled. Writing a 1 sets this bit and the WR_MASK_CLR bit in the EMIF interrupt mask clear register (INTMSKCLR).
1	LT_MASK_SET	0	Mask set for LT_MASKED bit in the EMIF interrupt mask register (INTMSK).
		1	Indicates that the line trap interrupt is disabled. Writing a 0 has no effect.
		1	Indicates that the line trap interrupt is enabled. Writing a 1 sets this bit and the LT_MASK_CLR bit in the EMIF interrupt mask clear register (INTMSKCLR).
0	AT_MASK_SET	0	Asynchronous Timeout Mask Set. This bit determines whether or not the Asynchronous Timeout Interrupt is enabled. Writing a 1 to this bit sets this bit, sets the AT_MASK_CLR bit in the EMIF interrupt mask clear register (INTMSKCLR), and enables the Asynchronous Timeout Interrupt. To clear this bit, a 1 must be written to the AT_MASK_CLR bit of the EMIF interrupt mask clear register (INTMSKCLR).
		1	Indicates that the Asynchronous Timeout Interrupt is disabled. Writing a 0 has no effect.
		1	Indicates that the Asynchronous Timeout Interrupt is enabled. Writing a 1 sets this bit and the AT_MASK_CLR bit in the EMIF interrupt mask clear register (INTMSKCLR).

### 17.3.11 EMIF Interrupt Mask Clear Register (INTMSKCLR)

The EMIF interrupt mask clear register (INTMSKCLR) is used to disable the Asynchronous Timeout Interrupt. If read as 1, the AT\_MASKED bit in the EMIF interrupt masked register (INTMSK) will be set and an interrupt will be generated when an Asynchronous Timeout occurs. If read as 0, the AT\_MASKED bit will always read 0 and no interrupt will be generated when an Asynchronous Timeout occurs. Writing a 1 to the AT\_MASK\_CLR bit disables the Asynchronous Timeout Interrupt. The EMIF on some devices does not have the EMIF\_nWAIT pin, therefore, these registers and fields are reserved on those devices. The INTMSKCLR is shown in [Figure 17-25](#) and described in [Table 17-35](#).

**Figure 17-25. EMIF Interrupt Mask Clear Register (INTMSKCLR) [offset = 4Ch]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-35. EMIF Interrupt Mask Clear Register (INTMSKCLR) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved. The reserved bit location is always read as 0. If writing to this field, always write the default value of 0.
2	WR_MASK_CLR	0	Wait Rise Mask Clear. This bit determines whether or not the wait rise interrupt is enabled. Writing a 1 to this bit clears this bit, clears the WR_MASK_SET bit in the EMIF interrupt mask set register (INTMSKSET), and disables the wait rise interrupt. To set this bit, a 1 must be written to the WR_MASK_SET bit in INTMSKSET.
			Indicates that the wait rise interrupt is disabled. Writing a 0 has no effect.
			Indicates that the wait rise interrupt is enabled. Writing a 1 clears this bit and the WR_MASK_SET bit in the EMIF interrupt mask set register (INTMSKSET).
1	LT_MASK_CLR	0	Line trap Mask Clear. This bit determines whether or not the line trap interrupt is enabled. Writing a 1 to this bit clears this bit, clears the LT_MASK_SET bit in the EMIF interrupt mask set register (INTMSKSET), and disables the line trap interrupt. To set this bit, a 1 must be written to the LT_MASK_SET bit in INTMSKSET.
			Indicates that the line trap interrupt is disabled. Writing a 0 has no effect.
			Indicates that the line trap interrupt is enabled. Writing a 1 clears this bit and the LT_MASK_SET bit in the EMIF interrupt mask set register (INTMSKSET).
0	AT_MASK_CLR	0	Asynchronous Timeout Mask Clear. This bit determines whether or not the Asynchronous Timeout Interrupt is enabled. Writing a 1 to this bit clears this bit, clears the AT_MASK_SET bit in the EMIF interrupt mask set register (INTMSKSET), and disables the Asynchronous Timeout Interrupt. To set this bit, a 1 must be written to the AT_MASK_SET bit of the EMIF interrupt mask set register (INTMSKSET).
			Indicates that the Asynchronous Timeout Interrupt is disabled. Writing a 0 has no effect.
			Indicates that the Asynchronous Timeout Interrupt is enabled. Writing a 1 clears this bit and the AT_MASK_SET bit in the EMIF interrupt mask set register (INTMSKSET).

### 17.3.12 Page Mode Control Register (PMCR)

The page mode control register (PMCR) is shown in [Figure 17-26](#) and described in [Table 17-36](#). This register is configured when using NOR Flash page mode.

**Figure 17-26. Page Mode Control Register (PMCR) [offset = 68h]**

31	CS5_PG_DEL	26	CS5_PG_SIZE	25	CS5_PG_MD_EN	24
	R/W-3Fh		R/W-0		R/W-0	
23	CS4_PG_DEL	18	CS4_PG_SIZE	17	CS4_PG_MD_EN	16
	R/W-3Fh		R/W-0		R/W-0	
15	CS3_PG_DEL	10	CS3_PG_SIZE	9	CS3_PG_MD_EN	8
	R/W-3Fh		R/W-0		R/W-0	
7	CS2_PG_DEL	2	CS2_PG_SIZE	1	CS2_PG_MD_EN	0
	R/W-3Fh		R/W-0		R/W-0	

LEGEND: R/W = Read/Write; -n = value after reset

**Table 17-36. Page Mode Control Register (PMCR) Field Descriptions**

Bit	Field	Value	Description
31-26	CS5_PG_DEL	1-3Fh	Page access delay for NOR Flash connected on CS5. CS5 is not available on this device.
25	CS5_PG_SIZE		Page Size for NOR Flash connected on CS5. CS5 is not available on this device.
24	CS5_PG_MD_EN		Page Mode enable for NOR Flash connected on CS5. CS5 is not available on this device.
23-18	CS4_PG_DEL	1-3Fh	Page access delay for NOR Flash connected on CS4. Number of EMIF_CLK cycles required for the page read data to be valid, minus one cycle. This value must not be cleared to 0.
17	CS4_PG_SIZE	0 1	Page Size for NOR Flash connected on CS4. Page size is 4 words Page size is 8 words
16	CS4_PG_MD_EN	0 1	Page Mode enable for NOR Flash connected on CS4. Page mode disabled for this chip select Page mode enabled for this chip select
15-10	CS3_PG_DEL	1-3Fh	Page access delay for NOR Flash connected on CS3. Number of EMIF_CLK cycles required for the page read data to be valid, minus one cycle. This value must not be cleared to 0.
9	CS3_PG_SIZE	0 1	Page Size for NOR Flash connected on CS3. Page size is 4 words Page size is 8 words
8	CS3_PG_MD_EN	0 1	Page Mode enable for NOR Flash connected on CS3. Page mode disabled for this chip select Page mode enabled for this chip select
7-2	CS2_PG_DEL	1-3Fh	Page access delay for NOR Flash connected on CS2. Number of EMIF_CLK cycles required for the page read data to be valid, minus one cycle. This value must not be cleared to 0.
1	CS2_PG_SIZE	0 1	Page Size for NOR Flash connected on CS2. Page size is 4 words Page size is 8 words
0	CS2_PG_MD_EN	0 1	Page Mode enable for NOR Flash connected on CS2. Page mode disabled for this chip select Page mode enabled for this chip select

## 17.4 Example Configuration

This section presents an example of interfacing the EMIF to both an SDR SDRAM device and an asynchronous flash device.

### 17.4.1 Hardware Interface

[Figure 17-27](#) shows the hardware interface between the EMIF, a Samsung K4S641632H-TC(L)70 64Mb SDRAM device, and two SHARP LH28F800BJE-PTTL90 8Mb Flash memory. The connection between the EMIF and the SDRAM is straightforward, but the connection between the EMIF and the flash deserves a detailed look.

The address inputs for the flash are provided by three sources. The A[18:0] address inputs are provided by a combination of the EMIF\_A and EMIF\_BA pins according to [Section 17.2.6.1](#). RD/nBY signal from one flash is connected to EMIF\_nWAIT pin of EMIF.

Finally, this example configuration connects the EMIF\_nWE pin to the nWE input of the flash and operates the EMIF in Select Strobe Mode.

### 17.4.2 Software Configuration

The following sections describe how to configure the EMIF registers and bit fields to interface the EMIF with the Samsung K4S641632H-TC(L)70 SDRAM and the SHARP LH28F800BJE-PTTL90 8Mb Flash memory.

#### 17.4.2.1 Configuring the SDRAM Interface


This section describes how to configure the EMIF to interface with the Samsung K4S641632H-TC(L)70 SDRAM with a clock frequency of  $f_{EMIF\_CLK} = 100$  MHz. Procedure A described in [Section 17.2.5.5](#) is followed which assumes that the SDRAM power-up timing constraint were met during the SDRAM Auto-Initialization sequence after Reset.

##### 17.4.2.1.1 PLL Programming for the EMIF to K4S641632H-TC(L)70 Interface

The device global clock module (GCM) should first be programmed to select the desired EMIF\_CLK frequency. Before doing this, the SDRAM should be placed in Self-Refresh Mode by setting the SR bit in the SDRAM configuration register (SDCR). The SR bit should be set using a byte-write to the upper byte of the SDCR to avoid triggering the SDRAM Initialization Sequence. The EMIF\_CLK frequency can now be configured to the desired value by selecting the appropriate clock source for the VCLK3 domain. Once the VCLK3 domain frequency has been configured, remove the SDRAM from Self-Refresh by clearing the SR bit in SDCR, again with a byte-write.

**Table 17-37. SR Field Value For the EMIF to K4S641632H-TC(L)70 Interface**

Field	Value	Purpose
SR	1 then 0	To place the EMIF into the self refresh state

**Figure 17-27. Example Configuration Interface**


#### 17.4.2.1.2 SDRAM Timing Register (SDTIMR) Settings for the EMIF to K4S641632H-TC(L)70 Interface

The fields of the SDRAM timing register (SDTIMR) should be programmed first as described in [Table 17-38](#) to satisfy the required timing parameters for the K4S641632H-TC(L)70. Based on these calculations, a value of 6111 4610h should be written to SDTIMR. [Figure 17-28](#) shows a graphical description of how SDTIMR should be programmed.

**Table 17-38. SDTIMR Field Calculations for the EMIF to K4S641632H-TC(L)70 Interface**

Field Name	Formula	Value from K4S641632H-TC(L)70 Datasheet	Value Calculated for Field
T_RFC	$T_{RFC} \geq (t_{RFC} \times f_{EMIF\_CLK}) - 1$	$t_{RC} = 68 \text{ ns (min)}^{(1)}$	6
T_RP	$T_{RP} \geq (t_{RP} \times f_{EMIF\_CLK}) - 1$	$t_{RP} = 20 \text{ ns (min)}$	1
T_RCD	$T_{RCD} \geq (t_{RCD} \times f_{EMIF\_CLK}) - 1$	$t_{RCD} = 20 \text{ ns (min)}$	1
T_WR	$T_{WR} \geq (t_{WR} \times f_{EMIF\_CLK}) - 1$	$t_{RDL} = 2 \text{ CLK} = 20 \text{ ns (min)}^{(2)}$	1
T_RAS	$T_{RAS} \geq (t_{RAS} \times f_{EMIF\_CLK}) - 1$	$t_{RAS} = 49 \text{ ns (min)}$	4
T_RC	$T_{RC} \geq (t_{RC} \times f_{EMIF\_CLK}) - 1$	$t_{RC} = 68 \text{ ns (min)}$	6
T_RRD	$T_{RRD} \geq (t_{RRD} \times f_{EMIF\_CLK}) - 1$	$t_{RRD} = 14 \text{ ns (min)}$	1

<sup>(1)</sup> The Samsung datasheet does not specify a  $t_{RFC}$  value. Instead, Samsung specifies  $t_{RC}$  as the minimum auto refresh period.

<sup>(2)</sup> The Samsung datasheet does not specify a  $t_{WR}$  value. Instead, Samsung specifies  $t_{RDL}$  as last data in to row precharge minimum delay.

**Figure 17-28. SDRAM Timing Register (SDTIMR)**

31	27	26	24	23	22	20	19	18	16
0 0110		001	0		001	0		001	
T_RFC		T_RP	Rsvd		T_RCD	Rsvd		T_WR	
15	12	11	8	7	6	4	3		0
0100		0110	0		001		0000		Reserved
T_RAS		T_RC	Rsvd		T_RRD				

#### 17.4.2.1.3 SDRAM Self Refresh Exit Timing Register (SDSRETR) Settings for the EMIF to K4S641632H-TC(L)70 Interface

The SDRAM self refresh exit timing register (SDSRETR) should be programmed second to satisfy the  $t_{XS}$  timing requirement from the K4S641632H-TC(L)70 datasheet. [Table 17-39](#) shows the calculation of the proper value to program into the T\_XS field of this register. Based on this calculation, a value of 6h should be written to SDSRETR. [Figure 17-29](#) shows how SDSRETR should be programmed.

**Table 17-39. RR Calculation for the EMIF to K4S641632H-TC(L)70 Interface**

Field Name	Formula	Value from K4S641632H-TC(L)70 Datasheet	Value Calculated for Field
T_XS	$T_{XS} \geq (t_{XSR} \times f_{EMIF\_CLK}) - 1$	$t_{RC} = 68 \text{ ns (min)}^{(1)}$	6

<sup>(1)</sup> The Samsung datasheet does not specify a  $t_{XSR}$  value. Instead, Samsung specifies  $t_{RC}$  as the minimum required time after CKE going high to complete self refresh exit.

**Figure 17-29. SDRAM Self Refresh Exit Timing Register (SDSRETR)**

31	0000 0000 0000 0000				16
Reserved					
15	000 0000 0000	5	4	0	
Reserved				T_XS	

#### 17.4.2.1.4 SDRAM Refresh Control Register (SDRCR) Settings for the EMIF to K4S641632H-TC(L)70 Interface

The SDRAM refresh control register (SDRCR) should next be programmed to satisfy the required refresh rate of the K4S641632H-TC(L)70. [Table 17-40](#) shows the calculation of the proper value to program into the RR field of this register. Based on this calculation, a value of 61Ah should be written to SDRCR. [Figure 17-30](#) shows how SDRCR should be programmed.

**Table 17-40. RR Calculation for the EMIF to K4S641632H-TC(L)70 Interface**

Field Name	Formula	Values	Value Calculated for Field
RR	$RR \leq f_{EMIF\_CLK} \times t_{\text{Refresh Period}} / n_{\text{cycles}}$	From SDRAM datasheet: $t_{\text{Refresh Period}} = 64 \text{ ms}$ ; $n_{\text{cycles}} = 4096$ EMIF clock rate: $f_{EMIF\_CLK} = 100 \text{ MHz}$	$RR = 1562 \text{ cycles} = 61Ah \text{ cycles}$

**Figure 17-30. SDRAM Refresh Control Register (SDRCR)**

31	0 0000 0000 0000			19	18	16
Reserved						
15	13	12		0		
000			0 0110 0001 1010 (61Ah)			
Reserved			RR			

#### 17.4.2.1.5 SDRAM Configuration Register (SDCR) Settings for the EMIF to K4S641632H-TC(L)70 Interface

Finally, the fields of the SDRAM configuration register (SDCR) should be programmed as described in [Table 17-37](#) to properly interface with the K4S641632H-TC(L)70 device. Based on these settings, a value of 4720h should be written to SDCR. [Figure 17-31](#) shows how SDCR should be programmed. The EMIF is now ready to perform read and write accesses to the SDRAM.

**Table 17-41. SDCR Field Values For the EMIF to K4S641632H-TC(L)70 Interface**

Field	Value	Purpose
SR	0	To avoid placing the EMIF into the self refresh state
NM	1	To configure the EMIF for a 16-bit data bus
CL	011b	To select a CAS latency of 3
BIT11_9LOCK	1	To allow the CL field to be written
IBANK	010b	To select 4 internal SDRAM banks
PAGESIZE	0	To select a page size of 256 words

**Figure 17-31. SDRAM Configuration Register (SDCR)**

31	30	29	28		24
0	0	0		0 0000	
SR	Reserved	Reserved		Reserved	
23				18	17 16
	00 0000			0	0
	Reserved			Reserved	Reserved
15	14	13	12	11	9 8
0	1	0	0	011	1
Reserved	NM	Reserved	Reserved	CL	BIT11_9LOCK
7	6		4	3	2
0		010		0	000
Reserved		IBANK		Reserved	PAGESIZE

### 17.4.2.2 Configuring the Flash Interface

This section describes how to configure the EMIF to interface with the two of SHARP LH28F800BJE-PTTL90 8Mb Flash memory with a clock frequency of  $f_{EMIF\_CLK} = 100$  MHz. The example assumes that one flash is connected to EMIF\_nCS2 and the other to EMIF\_nCS3.

#### 17.4.2.2.1 Asynchronous 1 Configuration Register (CE2CFG) Settings for the EMIF to LH28F800BJE-PTTL90 Interface

The asynchronous 1 configuration register (CE2CFG) and asynchronous 2 configuration register (CE3CFG) are the only registers that is necessary to program for this asynchronous interface (assuming that one Flash is connected to EMIF\_nCS[2] and the other to EMIF\_nCS[3]). The SS bit (in both registers) should be set to 1 to enable Select Strobe Mode and the ASIZE field (in both registers) should be set to 1 to select a 16-bit interface. The other fields in this register control the shaping of the EMIF signals, and the proper values can be determined by referring to the AC Characteristics in the Flash datasheet and the device datasheet. Based on the following calculations, a value of 8862 25BDh should be written to CE2CFG. Table 17-42 and Table 17-43 show the pertinent AC Characteristics for reads and writes to the Flash device, and Figure 17-32 and Figure 17-33 show the associated timing waveforms. Finally, Figure 17-34 shows programming the CEnCFG ( $n = 2, 3$ ) with the calculated values.


**Table 17-42. AC Characteristics for a Read Access**


AC Characteristic	Device	Definition	Min	Max	Unit
$t_{SU}$	EMIF	Setup time, read EMIF_D before EMIF_CLK high	6.5		ns
$t_H$	EMIF	Data hold time, read EMIF_D after EMIF_CLK high	1		ns
$t_D$	EMIF	Output delay time, EMIF_CLK high to output signal valid		7	ns
$t_{ELQV}$	Flash	nCE to Output Delay	90		ns
$t_{EHQZ}$	Flash	nCE High to Output in High Impedance	55		ns

**Table 17-43. AC Characteristics for a Write Access**

AC Characteristic	Device	Definition	Min	Max	Unit
$t_{AVAV}$	Flash	Write Cycle Time	90		ns
$t_{ELEH}$	Flash	nCE Pulse Width Low	50		ns
$t_{EHEL}$	Flash	nCE Pulse Width High (not shown in Figure 17-33)	30		ns

**Figure 17-32. LH28F800BJE-PTTL90 to EMIF Read Timing Waveforms**



**Figure 17-33. LH28F800BJE-PTTL90 to EMIF Write Timing Waveforms**


The R\_STROBE field should be set to meet the following equation:

$$R\_STROBE \geq (t_D + t_{ELQV} + t_{SU}) \times f_{EMIF\_CLK} - 1$$

$$R\_STROBE \geq (7 \text{ ns} + 90 \text{ ns} + 6.5 \text{ ns}) \times 100 \text{ MHz} - 1$$

$$R\_STROBE \geq 9.35$$

$$R\_STROBE = 10$$

The R\_HOLD field must be large enough to satisfy the EMIF Data hold time,  $t_H$ :

$$R\_HOLD \geq t_H \times f_{EMIF\_CLK} - 1$$

$$R\_HOLD \geq 1 \text{ ns} \times 100 \text{ MHz} - 1$$

$$R\_HOLD \geq -0.9$$

The R\_HOLD field must also combine with the TA field to satisfy the Flash's nCE High to Output in High Impedance time,  $t_{EHQZ}$ :

$$R\_HOLD + TA \geq (t_D + t_{EHQZ}) \times f_{EMIF\_CLK} - 2$$

$$R\_HOLD + TA \geq (7 \text{ ns} + 55 \text{ ns}) \times 100 \text{ MHz} - 2$$

$$R\_HOLD + TA \geq 4.2$$

The largest value that can be programmed into the TA field is 3h, therefore the following values can be used:

$$R\_HOLD = 2$$

$$TA = 3$$

For Writes, the W\_STROBE field should be set to satisfy the Flash's nCE Pulse Width constraint,  $t_{ELEH}$ :

$$W\_STROBE \geq t_{ELEH} \times f_{EMIF\_CLK} - 1$$

$$W\_STROBE \geq 50 \text{ ns} \times 100 \text{ MHz} - 1$$

$$W\_STROBE \geq 4$$

The W\_SETUP and W\_HOLD fields should combine to satisfy the Flash's nCE Pulse Width High constraint,  $t_{EHEL}$ , when performing back-to-back writes:

$$W\_SETUP + W\_HOLD \geq t_{EHEL} \times f_{EMIF\_CLK} - 2$$

$$W\_SETUP + W\_HOLD \geq 30 \text{ ns} \times 100 \text{ MHz} - 2$$

$$W\_SETUP + W\_HOLD \geq 1$$

In addition, the entire Write access length must satisfy the Flash's minimum Write Cycle Time,  $t_{AVAV}$ :

$$W\_SETUP + W\_STROBE + W\_HOLD \geq t_{AVAV} \times f_{EMIF\_CLK} - 3$$

$$W\_SETUP + W\_STROBE + W\_HOLD \geq 90 \text{ ns} \times 100 \text{ MHz} - 3$$

$$W\_SETUP + W\_STROBE + W\_HOLD \geq 6$$

Solving the above equations for the Write fields results in the following possible solution:

$$W\_SETUP = 1$$

$$W\_STROBE = 5$$

$$W\_HOLD = 0$$

Adding a 10 ns (1 cycle) margin to each of the periods (excluding TA which is already at its maximum) in this example produces the following recommended values:

$$W\_SETUP = 2h$$

$$W\_STROBE = 6h$$

$$W\_HOLD = 1h$$

$$R\_SETUP = 1h$$

$$R\_STROBE = Bh$$

$$R\_HOLD = 3h$$

$$TA = 3h$$

**Figure 17-34. Asynchronous  $m$  Configuration Register ( $m = 1, 2$ ) (CE $n$ CFG ( $n = 2, 3$ ))**

31	30	29	26	25	24
1	0		0010		00
SS	EW		W_SETUP		W_STROBE
23		20	19	17	16
	0110		001		0
	W_STROBE		W_HOLD		R_SETUP
15	13	12	7	6	4
001		001011	011	11	01
R_SETUP		R_STROBE	R_HOLD	TA	ASIZE

## **Parameter Overlay Module (POM)**

This chapter describes the parameter overlay module (POM).

Topic	Page
<b>18.1 Introduction .....</b>	<b>659</b>
<b>18.2 Module Operation .....</b>	<b>660</b>
<b>18.3 Control Registers .....</b>	<b>661</b>

## 18.1 Introduction

In many applications it is important to be able to change certain parameters in the program without having to re-flash the device and immediately test these changes either in a hardware-in-the-loop simulation or in a real environment.


The POM provides a mechanism to redirect accesses to non-volatile memory into a volatile memory internal or external to the device. The data requested by the CPU will be fetched from the overlay memory instead of the main non-volatile memory. The overlay memory can be accessed directly by other masters in the system to provide an easy update path of the stored data. Other masters can be for example the main CPU, DMA, or JTAG.

### 18.1.1 Main Features

- Redirects program memory accesses to internal or external memory (overlay memory)
- Up to 8 MByte of external overlay memory
- Provides up to 32 programmable memory regions to replace non-volatile memory
  - Programmable region start address
  - Programmable region size (64 Bytes up to 256kBytes in power of 2 steps)

### 18.1.2 Block Diagram

**Figure 18-1. System Overlay Block Diagram**



## 18.2 Module Operation

The POM has up to 32 programmable regions. Whenever the CPU requests data from the non-volatile memory which address falls into one of the programmed regions, the POM will request the data from the overlay memory. Wait states will be automatically inserted until the data is available from the overlay memory. This ensures that the overlay memory has the same (in the case that the latency from overlay memory is less than the program memory latency) or slower access time than the program memory.

The POM does not provide a feature to write into the overlay memory. The write has to be performed directly to the memory mapped address space of the overlay memory.

When the module is disabled, no redirection of access will be performed.

---


**NOTE:** The overlay feature is not available for any other bus masters other than the main CPU. Any attempt to access overlaid memory via the POM by any other bus master would result in a deadlock situation (system hang). Other bus masters need to access the target internal or external memory directly.

---

### 18.2.1 Decode Regions

There are 32 decode regions. Regions are defined by a start address and a region size. The start address is 23 bits wide to cover the maximum 8 MByte address space defined for program memory. The region size ranges from 64 Bytes to 256 kBytes with a step size of power of 2. If a region size of 0 is selected, the region is disabled. To support overlay memory which has not the same size as the program memory, an overlay start address which is 23 bits wide, can be specified. The size of the overlay region is the same as the program memory region. The start address of both program memory and overlay memory region have to be a multiple of the programmed region size. When the address of the access falls into one of the programmed regions, the POM will start requesting the data from the overlay memory address, based on the overlay start address. If the address falls into multiple overlapping regions, the region with the lowest number has highest priority and only one read request from overlay memory will be initiated. This avoids that regions with the same program memory address, but different overlay memory addresses, request different data.

**Figure 18-2. Region Definition Example**



### 18.2.2 Bus Errors on Accesses via POM

In case a read by the POM cannot be completed within 32 HCLK cycles due to other transactions ongoing or due to other bus errors, a timeout mechanism is implemented. This timeout mechanism is disabled by default and must be enabled by writing 0xA to the "Enable Timeout" (ETO) field of the POM global control register (POMGLBCTRL, address = 0xFFA04000).

An abort is generated to the host CPU when this timeout occurs. The host CPU responds by either taking the prefetch abort or the data abort exceptions depending on the nature of the access that caused the timeout.

The abort handler can check if the TO flag is set in the POM module's flag register (POMFLG, address = 0xFFA0400C). If this flag is set, then the application can assume that the timeout is caused by the POM access not completing. This flag must be cleared so that any further aborts are not misinterpreted as having been caused by timeout on a POM access.

## 18.3 Control Registers

**Table 18-1** lists the Parameter Overlay Module registers. The registers support only 32-bit writes. The offset is relative to the associated peripheral select.

**Table 18-1. POM Registers**

Address	Acronym	Register Description	Section
FFA04000	POMGLBCTRL	POM Global Control Register	<a href="#">Section 18.3.1</a>
FFA04004h	POMREV	POM Revision ID	<a href="#">Section 18.3.2</a>
FFA04008h	POMCLKCTRL	POM Clock Gate Control Register	<a href="#">Section 18.3.3</a>
FFA0400Ch	POMFLG	POM Status Register	<a href="#">Section 18.3.4</a>
FFA04200h, FFA04210h, ..., FFA043F0h	POMPROGSTARTx	POM Program Region Start Address Register x	<a href="#">Section 18.3.5</a>
FFA04204h, FFA04214h, ..., FFA043F4h	POMOVLSTARTx	POM Overlay Region Start Address Register x	<a href="#">Section 18.3.6</a>
FFA04208h, FFA04218h, ..., FFA043F8h	POMREGSIZEx	POM Region Size Register x	<a href="#">Section 18.3.7</a>
FFA04F00h	POMITCTRL	POM Integration Control Register	<a href="#">Section 18.3.8</a>
FFA04FA0h	POMCLAIMSET	POM Claim Set Register	<a href="#">Section 18.3.9</a>
FFA04FA4h	POMCLAIMCLR	POM Claim Clear Register	<a href="#">Section 18.3.10</a>
FFA04FB0h	POMLOCKACCESS	POM Lock Access Register	<a href="#">Section 18.3.11</a>
FFA04FB4h	POMLOCKSTATUS	POM Lock Status Register	<a href="#">Section 18.3.12</a>
FFA04FB8h	POMAUTHSTATUS	POM Authentication Status Register	<a href="#">Section 18.3.13</a>
FFA04FC8h	POMDEVID	POM Device ID Register	<a href="#">Section 18.3.14</a>
FFA04FCCh	POMDEVTYPE	POM Device Type Register	<a href="#">Section 18.3.15</a>
FFA04FD0h	POMPERIPHERALID4	POM Peripheral ID 4 Register	<a href="#">Section 18.3.16</a>
FFA04FD4h	POMPERIPHERALID5	POM Peripheral ID 5 Register	<a href="#">Section 18.3.17</a>
FFA04FD8h	POMPERIPHERALID6	POM Peripheral ID 6 Register	<a href="#">Section 18.3.18</a>
FFA04FDCh	POMPERIPHERALID7	POM Peripheral ID 7 Register	<a href="#">Section 18.3.19</a>
FFA04FE0h	POMPERIPHERALID0	POM Peripheral ID 0 Register	<a href="#">Section 18.3.20</a>
FFA04FE4h	POMPERIPHERALID1	POM Peripheral ID 1 Register	<a href="#">Section 18.3.21</a>
FFA04FE8h	POMPERIPHERALID2	POM Peripheral ID 2 Register	<a href="#">Section 18.3.22</a>
FFA04FECh	POMPERIPHERALID3	POM Peripheral ID 3 Register	<a href="#">Section 18.3.23</a>
FFA04FF0h	POMCOMPONENTID0	POM Component ID 0 Register	<a href="#">Section 18.3.24</a>
FFA04FF4h	POMCOMPONENTID1	POM Component ID 1 Register	<a href="#">Section 18.3.25</a>
FFA04FF8h	POMCOMPONENTID2	POM Component ID 2 Register	<a href="#">Section 18.3.26</a>
FFA04FFCh	POMCOMPONENTID3	POM Component ID 3 Register	<a href="#">Section 18.3.27</a>

### 18.3.1 POM Global Control Register (POMGLBCTRL)

This register contains a key to enable the POM module. Logic remains reset until this key is set.

**Figure 18-3. POM Global Control Register (POMGLBCTRL) [address = FFA04000h]**

31	OTADDR	23	22	16
	R/WP-600h			R-0
15	R-0	8	7	4
12	ETO	11	Reserved	3
	R/WP-5h		R-0	R/WP-5h
				0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-2. POM Global Control Register (POMGLBCTRL) Field Descriptions**

Bit	Field	Value	Description
31-23	OTADDR	600h	<b>Overlay target Address.</b> These bits determine the upper address bits of the target overlay address. Writing a different value to this field will steer the POM access to a different location in the 4GB address space. The application must ensure that the overlay memory address points to a valid internal or external memory location.
22-12	Reserved	0	Reads return zeros, writes have no effect.
11-8	ETO	Ah all other values	<b>Enable Timeout.</b> Refer to <a href="#">Section 18.2.2</a> for more details on the timeout error. Timeout for bus transactions is enabled. Timeout for bus transactions is disabled. The timeout is disabled by default.
7-4	Reserved	0	Reads return zeros, writes have no effect.
3-0	ON/OFF	All Others 5h	<b>Turn functionality of POM on or off.</b> POM is held in reset. NOTE: The key should be written to 5h, to avoid single bit flips inadvertently turning on the module. POM is functional.

### 18.3.2 POM Revision ID (POMREV)

This register contains the revision ID of the POM module.

**Figure 18-4. POM Revision ID (POMREV) [address = FFA04004h]**

31	30	29	28	27	16
SCHEME	Reserved	FUNC			
R-1h	R-0	R-A03h			
15	11	10	8	7	0
RTL		MAJOR	CUSTOM	MINOR	
R-0		R-1h	R-0	R-8h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-3. POM Revision ID (POMREV) Field Descriptions**

Bit	Field	Value	Description
31-30	SCHEME	1h	Used to distinguish between different ID schemes.
29-28	Reserved	0	Read returns 0. Writes have no effect.
27-16	FUNC	A03h	Indicates the SW compatible module family
15-11	RTL	0	RTL version number
10-8	MAJOR	1h	Major revision number
7-6	CUSTOM	0	Indicates a device specific implementation
5-0	MINOR	8h	Minor revision number

### 18.3.3 POM Clock Gate Control Register (POMCLKCTRL)

This register is for TI internal use only.

**Figure 18-5. POM Clock Gate Control Register [address = FFA04008h]**

31	16
Reserved	
15	0
Reserved	
R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-4. POM Clock Gate Control Register (POMCLKCTRL) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	CLK GATE OFF	0	<b>Do not modify this bit. Leave it in its reset state. Modifying the bit while the POM module is switched on can result in unexpected behavior.</b>

### 18.3.4 POM Status Register (POMFLG)

This register provides POM status information.

**Figure 18-6. POM Status Register [address = FFA0400Ch]**

31	Reserved	16
15	Reserved	0
R-0	TO	R/CP-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-5. POM Status Register (POMFLG) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	TO	1	<b>Timeout.</b> This flag signals a timeout condition on the last CPU read access through the POM. This flag is only updated when the POM module is enabled (ON/OFF = Ah).
		0	No timeout occurred. Writing a 0 has no effect.
		1	Timeout occurred. This flag can be cleared by writing a 1 to it.

### 18.3.5 POM Program Region Start Address Register x (POMPROGSTARTx)

This register contains the start address of the region in program memory. x goes from 0 to 31, since up to 32 regions can be defined.

**Figure 18-7. POM Program Region Start Register x (POMPROGSTARTx) [address = FFA04200h, FFA04210h, ..., FFA043F0h]**

31	23	22	16
Reserved		STARTADDRESS	
	R-0		R/WP-0
15		STARTADDRESS	0
		R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-6. POM Program Region Start Address Register x (POMPROGSTARTx) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Read returns 0. Writes have no effect.
22-0	STARTADDRESS		Defines the start address of the program memory region. The start address has to be a multiple of the region size.

**NOTE:** If the region start address is programmed to a non-region size boundary, the region will begin at the next lower region size boundary.

### 18.3.6 POM Overlay Region Start Address Register x (POMOVLSTARTx)

This register contains the start address of the region in overlay memory. x goes from 0 to 31, since up to 32 regions can be defined.

**Figure 18-8. POM Overlay Region Start Register x (POMOVLSTARTx) [address = FFA04204h, FFA04214h, ..., FFA043F4h]**

31	23	22	16
Reserved		STARTADDRESS	
	R-0		R/W-0
15		STARTADDRESS	0
		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-7. POM Overlay Region Start Address Register x (POMOVLSTARTx) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Read returns 0. Writes have no effect.
22-0	STARTADDRESS		Defines the start address of the overlay memory region. The start address has to be a multiple of the region size.

**NOTE:** If the region start address is programmed to a non-region size boundary, the region will begin at the next lower region size boundary.

### 18.3.7 POM Region Size Register x (POMREGSIZE $x$ )

This register contains the region size for both program memory and overlay memory.  $x$  goes from 0 to 31, since up to 32 regions can be defined.

**Figure 18-9. POM Region Size Register x (POMREGSIZE $x$ ) [address = FFA04208h, FFA04218h, ..., FFA043F8h]**

31			16
	Reserved		
15	R-0	4	3
	Reserved	SIZE	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-8. POM Region Size Register x (POMREGSIZE $x$ ) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	SIZE	0 1h 2h Dh Eh-Fh	<b>Region size</b> Region disabled 64 Bytes 128 Bytes 256 kBytes Reserved

**NOTE:** If the region is enabled by writing a non-zero value to the SIZE bitfield, it will take some number of VCLK cycles until the write takes effect. If during this time an access to the programmed region is taking place and the POM is already enabled in the POMGLBCTRL register, it either decodes the previous setting of the SIZE field or the access will be directed to the program memory when the region was disabled.

### 18.3.8 POM Integration Control Register (POMITCTRL)

This is a CoreSight register and is for debug purpose only. The integration functionality is not implemented. The register reads 00000000.

**Figure 18-10. POM Integration Control Register (POMITCTRL) [address = FFA04F00h]**

31			0
	Reserved		
R-0			

LEGEND: R = Read only; -n = value after reset

**Table 18-9. POM Integration Control Register (POMITCTRL) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Read returns 0. Writes have no effect.

### 18.3.9 POM Claim Set Register (POMCLAIMSET)

This is a CoreSight register and is for debug purpose only. This register allows different masters to claim the control for the POM module. There is no control functionality for POM register accesses implemented. The only functionality of these bits is to indicate that another master is controlling the module.

**Figure 18-11. POM Claim Set Register (POMCLAIMSET) [address = FFA04FA0h]**

31				16
	Reserved			
	R-0			
15				2      1      0
	Reserved			R/W-1    R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-10. POM Claim Set Register (POMCLAIMSET) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns 0. Writes have no effect.
1	SET1	0	The module is claimed Read: This claim tag bit is not implemented Write: no effect
		1	Read: This claim tag is implemented Write: Set claim tag
0	SET0	0	The module is claimed Read: This claim tag bit is not implemented Write: no effect
		1	Read: This claim tag is implemented Write: Set claim tag

### 18.3.10 POM Claim Clear Register (POMCLAIMCLR)

This is a CoreSight register and is for debug purpose only. This register allows different masters to claim the control for the POM module. There is no control functionality for POM register accesses implemented. The only functionality of these bits is to indicate that another master is controlling the module.

**Figure 18-12. POM Claim Clear Register (POMCLAIMCLR) [address = FFA04FA4h]**

31											16
	Reserved										R-0
15											2      1      0
	Reserved										R/W-1    R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-11. POM Claim Clear Register (POMCLAIMCLR) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns 0. Writes have no effect.
1	CLR1	0	The module is claimed Read: Current claim tag value Write: no effect
		1	Write: Clear claim tag
0	CLR0	0	The module is claimed Read: Current claim tag value Write: no effect
		1	Write: Clear claim tag

### 18.3.11 POM Lock Access Register (POMLOCKACCESS)

This is a CoreSight register and is for debug purpose only. The register reads 00000000.

**Figure 18-13. POM Lock Access Register (POMLOCKACCESS) [address = FFA04FB0h]**

31	Reserved	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 18-12. POM Lock Access Register (POMLOCKACCESS) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Read returns 0. Writes have no effect.

### 18.3.12 POM Lock Status Register (POMLOCKSTATUS)

This is a CoreSight register and is for debug purpose only. The register reads 00000000.

**Figure 18-14. POM Lock Status Register (POMLOCKSTATUS) [address = FFA04FB4h]**

31	Reserved	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 18-13. POM Lock Status Register (POMLOCKSTATUS) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Read returns 0. Writes have no effect.

### 18.3.13 POM Authentication Status Register (POMAUTHSTATUS)

This is a CoreSight register and is for debug purpose only. The register reads 00000000.

**Figure 18-15. POM Authentication Status Register (POMAUTHSTATUS) [address = FFA04FB8h]**

31	Reserved	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 18-14. POM Authentication Status Register (POMAUTHSTATUS) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Read returns 0. Writes have no effect.

### 18.3.14 POM Device ID Register (POMDEVID)

This is a CoreSight register and is for debug purpose only. The register reads 00000000.

**Figure 18-16. POM Device ID Register (POMDEVID) [address = FFA04FC8h]**

31	Reserved	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 18-15. POM Device ID Register (POMDEVID) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Read returns 0. Writes have no effect.

### 18.3.15 POM Device Type Register (POMDEVTYPE)

This is a CoreSight register and is for debug purpose only. The device type register defines the CoreSight module class.

**Figure 18-17. POM Device Type Register (POMDEVTYPE) [address = FFA04FCCh]**

31	Reserved	16
	R-0	
15	Reserved	8
	R-0	7
		4
		3
		0
	Sub Type	Major Type
	R-0	R-0
		R-4h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-16. POM Device Type Register (POMDEVTYPE) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-4	Sub Type	0	Other
3-0	Major Type	4h	Debug Control

### 18.3.16 POM Peripheral ID 4 Register (POMPERIPHERALID4)

This is a CoreSight register and is for debug purpose only. This register shows the peripheral identification of the CoreSight component.

**Figure 18-18. POM Peripheral ID 4 Register (POMPERIPHERALID4) [address = FFA04FD0h]**

31									16								
Reserved																	
R-0																	
15		8	7		4	3		0									
Reserved				4KB Count			JEP106 Continuation Code										
R-0				R-0			R-0										

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-17. POM Peripheral ID 4 Register (POMPERIPHERALID4) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-4	4KB Count	0	Only 4KB implemented
3-0	JEP Continuation Code	0	JEP106 Code

### 18.3.17 POM Peripheral ID 5 Register (POMPERIPHERALID5)

This is a CoreSight register and is for debug purpose only. This register reads 00000000.

**Figure 18-19. POM Peripheral ID 5 Register (POMPERIPHERALID5) [address = FFA04FD4h]**

31									0								
Reserved																	
R-0																	

LEGEND: R = Read only; -n = value after reset

**Table 18-18. POM Peripheral ID 5 Register (POMPERIPHERALID5) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Read returns 0. Writes have no effect.

### 18.3.18 POM Peripheral ID 6 Register (POMPERIPHERALID6)

This is a CoreSight register and is for debug purpose only. This register reads 00000000.

**Figure 18-20. POM Peripheral ID 6 Register (POMPERIPHERALID6) [address = FFA04FD8h]**

31	Reserved	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 18-19. POM Peripheral ID 6 Register (POMPERIPHERALID6) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Read returns 0. Writes have no effect.

### 18.3.19 POM Peripheral ID 7 Register (POMPERIPHERALID7)

This is a CoreSight register and is for debug purpose only. This register reads 00000000.

**Figure 18-21. POM Peripheral ID 7 Register (POMPERIPHERALID7) [address = FFA04FDCh]**

31	Reserved	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 18-20. POM Peripheral ID 7 Register (POMPERIPHERALID7) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Read returns 0. Writes have no effect.

### 18.3.20 POM Peripheral ID 0 Register (POMPERIPHERALID0)

This is a CoreSight register and is for debug purpose only. This register shows the peripheral identification of the CoreSight component.

**Figure 18-22. POM Peripheral ID 0 Register (POMPERIPHERALID0) [address = FFA04FE0h]**

31					16		
	Reserved						
		R-0					
15	8	7	0				
	Reserved		Part Number				
	R-0		R-0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-21. POM Peripheral ID 0 Register (POMPERIPHERALID0) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	Part Number	0	Reads 0, since POMREV defines the module

### 18.3.21 POM Peripheral ID 1 Register (POMPERIPHERALID1)

This is a CoreSight register and is for debug purpose only. This register shows the peripheral identification of the CoreSight component.

**Figure 18-23. POM Peripheral ID 1 Register (POMPERIPHERALID1) [address = FFA04FE4]**

31					16
	Reserved				
		R-0			
15	8	7	4	3	0
	Reserved		JEP106 Identity Code	Part Number	
	R-0		R-7h	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-22. POM Peripheral ID 1 Register (POMPERIPHERALID1) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-4	JEP106 Identity Code	7h	Part of TI JEDEC number
3-0	Part Number	0	Reads 0, since POMREV defines the module

### 18.3.22 POM Peripheral ID 2 Register (POMPERIPHERALID2)

This is a CoreSight register and is for debug purpose only. This register shows the peripheral identification of the CoreSight component.

**Figure 18-24. POM Peripheral ID 2 Register (POMPERIPHERALID2) [address = FFA04FE8h]**

31	Reserved							16
R-0								
15	8	7	4	3	2	0		
Reserved				Revision	JEDEC	JEP106 Identity Code		
R-0				R-0	R-1h	R-1h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-23. POM Peripheral ID 2 Register (POMPERIPHERALID2) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-4	Revision	0	Reads 0, since POMREV defines the module
3	JEDEC	1h	Indicates JEDEC assigned value
2-0	JEP106 Identity Code	1h	JEDEC+JEP106 Identity Code (POMPERIPHERALID2)+JEP106 Identity Code (POMPERIPHERALID1) form TI JEDEC ID of 97h

### 18.3.23 POM Peripheral ID 3 Register (POMPERIPHERALID3)

This is a CoreSight register and is for debug purpose only. This register reads 00000000.

**Figure 18-25. POM Peripheral ID 3 Register (POMPERIPHERALID3) [address = FFA04FECh]**

31	Reserved							0
R-0								

LEGEND: R = Read only; -n = value after reset


**Table 18-24. POM Peripheral ID 3 Register (POMPERIPHERALID3) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Read returns 0. Writes have no effect.

### 18.3.24 POM Component ID 0 Register (POMCOMPONENTID0)

This is a CoreSight register and is for debug purpose only.

**Figure 18-26. POM Component ID 0 Register (POMCOMPONENTID0) [address = FFA04FF0h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-25. POM Component ID 0 Register (POMCOMPONENTID0) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	Preamble	Dh	Preamble

### 18.3.25 POM Component ID 1 Register (POMCOMPONENTID1)

This is a CoreSight register and is for debug purpose only.

**Figure 18-27. POM Component ID 1 Register (POMCOMPONENTID1) [address = FFA04FF4h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-26. POM Component ID 1 Register (POMCOMPONENTID1) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-4	Component Class	9h	CoreSight Component
3-0	Preamble	0	Preamble

### 18.3.26 POM Component ID 2 Register (POMCOMPONENTID2)

This is a CoreSight register and is for debug purpose only.

**Figure 18-28. POM Component ID 2 Register (POMCOMPONENTID2) [address = FFA04FF8h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-27. POM Component ID 2 Register (POMCOMPONENTID2) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	Preamble	5h	Preamble

### 18.3.27 POM Component ID 3 Register (POMCOMPONENTID3)

This is a CoreSight register and is for debug purpose only.

**Figure 18-29. POM Component ID 3 Register (POMCOMPONENTID3) [address = FFA04FFCh]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-28. POM Component ID 3 Register (POMCOMPONENTID3) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	Preamble	B1h	Preamble

## Analog To Digital Converter (ADC) Module

This chapter describes the analog to digital converter (ADC) module.

Topic	Page
19.1 Overview .....	678
19.2 Introduction .....	679
19.3 Basic Features and Usage of the ADC .....	682
19.4 Advanced Conversion Group Configuration Options .....	688
19.5 ADC Module Basic Interrupts .....	692
19.6 ADC Module DMA Requests .....	693
19.7 ADC Magnitude Threshold Interrupts .....	694
19.8 ADC Special Modes .....	695
19.9 ADC Results' RAM Special Features .....	702
19.10 ADEVT Pin General Purpose I/O Functionality .....	704
19.11 ADC Control Registers .....	706

## 19.1 Overview


The microcontroller includes two 12-bit ADC modules.

The main features of each of the ADC modules are:

- Selectable 10-bit or 12-bit resolution
- Successive-approximation-register architecture
- Three conversion groups – Group1, Group2 and Event Group
- All three conversion groups can be configured to be hardware-triggered; group1 and group2 can also be triggered by software
- Conversion results are stored in a 64-word memory (SRAM)
  - These 64 words are divided between the three conversion groups and are configurable by software
  - Accesses to the conversion result RAM are protected by parity
- Flexible options for generating DMA requests for transferring conversion results
- Multichannel conversions performed in ascending order, one channel at a time
- Single or continuous conversion modes
- Embedded self-test logic for input channel failure mode (open / short) detection
- Embedded calibration logic for offset error correction
- Enhanced Power-down mode
- External event pin (ADEVT) to trigger conversions
  - ADEVT is also programmable as general-purpose I/O
- Eight hardware events to trigger conversions

The two instances of the 12-bit ADC modules on the microcontroller share 16 analog input channels. The connections are shown below in [Figure 19-1](#).

**Figure 19-1. Channel Assignments of Two ADC Cores**




- ADC1 supports 24 channels
- ADC2 supports 16 channels, all of which are shared with ADC1
- The reference voltages, as well as operating supply and ground, are shared between the two ADC cores.

## 19.2 Introduction

This section presents a brief functional description of the analog-to-digital converter (ADC) module. [Figure 19-2](#) illustrates the components of the ADC module.

**Figure 19-2. ADC Block Diagram**



### 19.2.1 Input Multiplexor

The input multiplexor (MUX) connects the selected input channel to the AIN input of the ADC core. The ADC1 module supports up to 24 inputs as shown in [Figure 19-2](#). The ADC2 module supports up to 16 inputs. The sequencer selects the channel to be converted.

### 19.2.2 Self-Test and Calibration Cell

The ADC includes specific hardware that allows a software algorithm to detect open/short on an ADC analog input. It also allows the application program to calibrate the ADC. Also see [Section 19.8.1](#) and [Section 19.8.2](#).

### 19.2.3 Analog-to-Digital Converter Core

The ADC core is a combination voltage scaling, charge redistribution Successive Approximation Register (SAR) based analog-to-digital converter. The core can be configured for operation in 10-bit resolution (default) or 12-bit resolution. This is controlled by the sequencer logic. This selection applies to all conversions performed by the ADC module. It is not possible to convert some channels with a 12-bit resolution and some with a 10-bit resolution.

A single conversion from an analog input to a digital conversion result occurs in two distinct periods:

- Sampling Period:
  - The sequencer generates a START signal to the ADC core to signal the start of the sampling period.
  - The analog input signal is sampled directly on to the switched capacitor array during this period, providing an inherent sample-and-hold function.
  - The sampling period ends one full ADCLK after the falling edge of the START signal.
  - The sequencer can control the sampling period duration by configuring the conversion group's sample time control register (ADEVSAMP, ADG1SAMP, ADG2SAMP). This register controls the time for which the START signal stays high.
- Conversion Period:
  - The conversion period starts one full ADCLK after the falling edge of START.
  - One bit of the conversion result is output on each rising edge of ADCLK in the conversion period, starting with the most-significant bit first.
  - The conversion period is 12 ADCLK cycles in case of a 12-bit ADC, and is 10 ADCLK cycles in case of a 10-bit ADC.
  - The ADC core generates an End-Of-Conversion (EOC) signal to the sequencer at the end of the conversion period. At this time the complete 12-, or 10-bit conversion result is available.
  - The sequencer captures the ADC core conversion result output as soon as EOC is driven High.

The analog conversion range is determined by the reference voltages:  $AD_{REFHI}$  and  $AD_{REFLO}$ .  $AD_{REFHI}$  is the top reference voltage and is the maximum analog voltage that can be converted. An analog input voltage equal to  $AD_{REFHI}$  results in an output code of 0x3FF for 10-bit resolution and 0xFFFF for 12-bit resolution.  $AD_{REFLO}$  is the bottom reference voltage and is the minimum analog voltage that can be converted.

Applying an input equal to  $AD_{REFLO}$  results in an output code of 0x000. Both  $AD_{REFHI}$  and  $AD_{REFLO}$  must be chosen not to exceed the analog power supplies:  $V_{CCAD}$  and  $V_{SSAD}$  respectively. Input voltages between  $AD_{REFHI}$  and  $AD_{REFLO}$  produce a conversion result given by [\(Equation 28\)](#) for 10-bit resolution and [\(Equation 29\)](#) for 12-bit resolution.

$$DigitalResult = \frac{1024 \times (InputVoltage - AD_{REFLO})}{AD_{REFHI} - AD_{REFLO}} - 0.5 \quad (28)$$

$$DigitalResult = \frac{4096 \times (InputVoltage - AD_{REFLO})}{(AD_{REFHI} - AD_{REFLO})} - 0.5 \quad (29)$$

#### 19.2.4 Sequencer

The sequencer coordinates the operations of the ADC, including the input multiplexor, the ADC core, and the result memory. In addition, the logic of the sequencer sets the status register flags when the conversion is ongoing, stopped, or finished.

All the features of the sequencer are discussed in detail in the following sections of this document.

#### 19.2.5 Conversion Groups

Several applications require groups of channels to be converted using a single trigger source for example. There could also be some groups of channels identified which require a specific setting of the acquisition time. The ADC module supports three conversion groups for this purpose – Group1, Group2 and the Event Group.

Any of the available analog input channels can be assigned to any of the conversion groups. This also allows a particular channel to be repeatedly sampled by selecting it in multiple groups. There is an inherent priority scheme used when multiple conversion groups are triggered at once. The Event Group is the highest-priority, followed by the Group1 and then the Group2.

The Event Group is always hardware event-triggered. Group1 and Group2 are software-triggered by default and can be configured to be hardware-, or event-triggered as well. The triggering of conversions in each group is discussed in [Section 19.3.6](#).

Each conversion group has a separate set of control registers to:

- Select the input channels to be converted
- Configure the mode of conversion: single conversion sequence or continuous conversions
- Configure the input channel sampling time
- Configure the interrupt and/or DMA request generation conditions

## 19.3 Basic Features and Usage of the ADC

This section describes the usage of the basic features of the ADC module.

### 19.3.1 How to Select Between 12-bit and 10-bit Resolutions

The 10/12-BIT field of the ADC Operating Mode Control Register (ADOPMODECR) configures the ADC to be in 10-bit or 12-bit resolution mode.

- If 10/12-BIT = 0, the module is in 10-bit resolution mode. This is the default mode of operation.
- If 10/12-BIT = 1, the module is in 12-bit resolution mode.

### 19.3.2 How to Set Up the ADCLK Speed

The ADC sequencer generates the clock for the ADC core, ADCLK. The ADC core uses the ADCLK signal for its timing. The ADCLK is generated by dividing down the input clock to the ADC module, which is the VBUSP interface clock, VCLK. A 5-bit field (PS) in the ADC Clock Control Register (ADCLOCKCR) is used to divide down the VCLK by 1 up to 32. The ADCLK valid frequency range is specified in the device datasheet.

$$f_{ADCLK} = f_{VCLK} / (PS + 1)$$

The maximum frequency for ADCLK is specified in the device datasheet.

### 19.3.3 How to Set Up the Input Channel Acquisition Time

The signal acquisition time for each group is separately configurable using the ADG1SAMP[11:0], ADG2SAMP[11:0], and ADEVSAMP[11:0] registers.

The acquisition time is specified in terms of ADCLK cycles and ranges from a minimum of 2 ADCLK cycles to a maximum of 4098 ADCLK cycles.

For example, Group1 acquisition time,  $t_{ACQG1} = G1SAMP[11:0] + 2$ , in ADCLK cycles.

The minimum acquisition time is specified in the device datasheet. This time also depends on the impedance of the circuit connected to the analog input channel being converted.

### 19.3.4 How to Select an Input Channel for Conversion

The ADC module needs to be enabled first before selecting an input channel for conversion. The ADC module can be enabled by setting the ADC EN bit in the ADC Operating Mode Control Register (ADOPMODECR). Multiple input channels can be selected for conversion in each group. Only one input channel is converted at a time. The channels to be converted are configured in one or more of the three conversion groups' channel selection registers. Channels to be converted in Group1 are configured in the Group1 Channel-Select Register (ADG1SEL), those to be converted in Group2 are configured in the Group2 Channel-Select Register (ADG2SEL), and those to be converted in the Event Group are configured in the Event Group Channel-Select Register (ADEVSEL).

### 19.3.5 How to Select Between Single Conversion Sequence or Continuous Conversions

Each group has its own mode control register. The CONV MODE field of these control registers allow the application to select between a single conversion sequence or continuous conversion mode.

---

**NOTE: Selecting continuous conversion mode for all three groups**

All three conversion groups cannot be configured to be in a continuous conversion mode. If the application configures the group mode control registers to enable continuous conversion mode for all three groups, then the Group2 will be automatically be configured to be in a single conversion sequence mode.

---

With conversions ongoing in continuous conversion mode, if the CONV MODE field of a group is cleared, then that group switches to the single conversion sequence mode. Conversions for this group will stop once all channels selected for that group have been converted.

### 19.3.6 How to Start a Conversion

The conversion groups Group1 and Group2 are software-triggered by default. A conversion in these groups can be started just by writing the desired channels to the respective Channel-Select Registers. For example, in order to convert channels 0, 1, 2, and 3 in Group1 and channels 8, 9, 10, and 11 in Group2, the application just has to write 0x0000000F to ADG1SEL and 0x00000F00 to ADG2SEL. The ADC module will start by servicing the group that was triggered first, Group1 in this example.

The conversions for all groups are performed in ascending order of the channel number. For the Group1 the conversions will be performed in the order: channel 0 first, followed by channel 1, then channel 2, and then channel 3. The Group2 conversions will be performed in the order: channels 8, 9, 10, and 11.

The Event Group is only hardware-triggered. There are up to eight hardware event trigger sources defined for the ADC module. Check the device datasheet for a complete listing of these eight hardware trigger options.

The trigger source to be used needs to be configured in the ADEVSRC register. Similar registers also exist for the Group1 and Group2 as these can also be configured to be event-triggered.

The polarity of the event trigger is also configurable, with a falling edge being the default.

An Event Group conversion starts when at least one channel is selected for conversion in this group, and when the defined event trigger occurs.

If any conversion group is configured to be in a continuous conversion mode, then it needs to only be triggered once. All the channels selected for conversion in that group will be converted repeatedly.

### 19.3.7 How to Know When the Group Conversion is Completed


Each conversion group has a status flag to indicate when its conversion has ended. See ADEVSR, ADG1SR and ADG2SR. This bit is set when a conversion sequence for a group ends. This bit does is always set if a group is configured for continuous conversions.

### 19.3.8 How Results are Stored in the Results' Memory

The ADC stores the conversion results in three separate memory regions in the ADC Results' RAM, one region for each group. Each memory region is a stack of buffers, with each buffer capable of holding one conversion result. The number of buffers allocated for each group is programmed by configuring the ADC module registers ADBNDCR and ADBNDEND.

ADBNDCR contains two 9-bit pointers BNDA and BNDB. BNDA, BNDB and BNDEND are used to partition the total memory available into three memory regions as shown in [Figure 19-3](#). Both BNDA and BNDB are pointers referenced from the start of the results' memory. BNDA specifies the number of buffers allocated for the Event Group conversion results in units of two buffers; BNDB specifies the number of buffers allocated for the Event Group plus Group1 in units of two buffers. Please refer to [Section 19.11.23](#) for more details on configuring the ADC results' memory.

ADBNDEND contains a 3-bit field called BNDEND that configures the total memory available. The ADC module can support up to 1024 buffers. The device supports a maximum of 64 buffers for both the ADC modules.

**Figure 19-3. FIFO Implementation**

- Number of buffers for Event Group =  $2 \times BNDA$
- Number of buffers for Group1 =  $2 \times (BNDB - BNDA)$
- Number of buffers for Group2 = Total number of buffers –  $2 \times BNDB$

### 19.3.9 How to Read the Results from the Results' Memory

The CPU can read the conversion results in one of two ways:

- a) By using the conversion results memory as a FIFO queue, or
- b) By accessing the conversion results memory directly

#### 19.3.9.1 Reading Conversion Results from a FIFO

The conversion results for each group can be accessed via a range of addresses provided to facilitate the use of the ARM Cortex-R4 CPU's Load-Multiple (LDM) instruction. A single read performed using the LDR instruction can also be used to read out a single conversion result. The results are read out from the group's memory region as a FIFO queue by reading from any location inside this address range. The conversion result that got stored first gets read first. A result that is read from the memory in this method is removed from the memory. For example, a read from any address in the range ADEVBUFFER (offset 0x90 to 0xAF) pulls out one conversion result from the Event Group memory.

**Figure 19-4. Format of Conversion Result Read from FIFO, 12-bit ADC**

Offset Address Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	0
0x90 to 0xAF ADEVBUFFER	EV EMPTY	Reserved												EV_CHID			
	Reserved				EV_DR												
0xB0 to 0xCF ADG1BUFFER	G1 EMPTY	Reserved												G2_CHID			
	Reserved				G1_DR												
0xD0 to 0xEF ADG2BUFFER	G2 EMPTY	Reserved												G2_CHID			
	Reserved				G2_DR												

**Figure 19-5. Format of Conversion Result Read from FIFO, 10-bit ADC**

**Option to read channel id along with conversion result:**

The application has an option to read the channel id along with the conversion result. This is controlled by the CHID field of the group's mode control register. If the option to read the channel id is not selected, the channel id field of the conversion result reads as zeros.

### ***Protection against reading from empty FIFO:***

There is also a hardware mechanism to protect the application from reading past the number of new conversion results held in the FIFO. Once all available conversion results have been read out of the FIFO by the application, a subsequent read from the FIFO causes the mechanism to indicate that the FIFO is empty by setting the EMPTY field.

#### ***Debug / Emulation Support:***

For debug purposes, each conversion group also provides an address that the application can read from for extracting the group's conversion results. However, no status flags for a conversion group are affected by reading from these emulation buffer addresses. For example, reading from ADEVEMUBUFFER (offset 0xF0) returns the next result in the Event Group buffer but does not actually remove that result from the buffer or change the amount of data held in the buffer.

### 19.3.9.2 Reading Conversion Results Directly from the Conversion Results' Memory

The conversion result memory is part of the device's memory map. The base address for the ADC1 result memory is 0xFF3E0000, while that for the ADC2 result memory is 0xFF3A0000.

**Figure 19-6. ADC Memory Mapping**

The application can identify the address ranges for each of the three memory regions for the three conversion groups after performing the segmentation as described in [Section 19.3.8](#). It is up to the application to read the desired results from the three conversion groups. The formats of the conversion results when reading from RAM directly are shown below.

**Figure 19-7. Format of Conversion Result Directly Read from ADC RAM, 12-bit ADC**

ADC RAM address	Reserved		channel id [4]
	channel id [3–0]		12-bit conversion result

**Figure 19-8. Format of Conversion Result Directly Read from ADC RAM, 10-bit ADC**

ADC RAM address	Reserved		
	Rsvd.	channel id [4–0]	10-bit conversion result

Note that there is no EMPTY field to protect the application from reading data that has been previously read.


Each group does have a separate register which holds the address in the group's result memory where the ADC will write the next conversion result. These are the ADEVVRAMWRADDR, ADG1RAMWRADDR and ADG2RAMWRADDR registers. The application can use this information to calculate how many valid conversion results are available to be read.

#### **Benefit of reading conversion results directly from ADC RAM:**

The application does not have to read out conversion results sequentially as in the case of reading from a FIFO. As a result, the application can selectively read the conversion results for any particular input channel of interest without having to read other channels' conversion results.

#### **19.3.9.3 Example**

Suppose that channels 0, 1, and 2 are selected for conversion in the Event Group, channels 4, 7, and 8 are selected for conversion in group 1, and channels 3, 5, and 6 are selected for conversion in group 2. The conversion results will get stored in the three memory regions as shown below:

**Figure 19-9. Conversion Results Storage**

Suppose that the CPU wants to read out the results for the Event Group from a FIFO queue. The CPU needs to read from any address in the range ADEVBUFFER (offset 0x90 to 0xAF) multiple times, or do a “load multiple” from this range of addresses. This will cause the ADC to return the results for channel 0, then channel 1, then channel 2, then channel 0, and so on for each read access to this address range.

Now suppose that the application wants to read out the results for the group 1 from the RAM directly. The conversion results for the group 1 are accessible starting from address ADC RAM Base Address + BNDA. Also, it is known that the first result at this address is for the input channel 4, the next one is for input channel 7, and so on. So the application can selectively read the conversion results for only one channel if so desired.

### 19.3.10 How to Stop a Conversion

A group's conversion can be stopped by clearing the group's channel select register.

### 19.3.11 Example Sequence for Basic Configuration of ADC Module

The following sequence is necessary to configure the ADC to convert channels 0, 2, 4, and 8 in single-conversion mode using Group1:

1. Write 0 to the Reset Control Register (ADRSTCR) to release the module from the reset state
2. Write 1 to the ADC EN bit of the Operating Mode Control Register (ADOPMODECR) to enable the ADC state machine
3. Configure the ADCLK frequency by programming the desired divider into the Clock Control Register (ADCLOCKCR)
4. Configure the acquisition time for the group that is to be used. For example, configure the Group1 Sampling Time Control Register (ADG1SAMP) to set the acquisition time for Group1.
5. Select the channels that need to be converted in Group1 by writing to the Group1 Channel Select Register (ADG1SEL). In this example, a value of 0x115 needs to be written to ADG1SEL in order to select channels 0, 2, 4, and 8 for conversion in Group1.
  - The ADC sequencer will start the Group1 conversions as soon as the write to the ADG1SEL register is completed.
6. Wait for the GP1 END bit to be set in the Group1 Conversion Status Register (ADG1SR). This bit gets set when all the channels selected for conversion in Group1 are converted and the results are stored in the Group1 memory.
7. Read the conversion results by reading from the Group1 FIFO access location (ADG1BUFFER) or by reading directly from the Group1 results' memory.

## 19.4 Advanced Conversion Group Configuration Options

The below [Table 19-1](#) shows the operating mode control registers and the status registers for each of the three conversion groups. The register addresses shown are offsets from the base address. The ADC1 register frame base address is 0xFFFF7C000 and the ADC2 register frame base address is 0xFFFF7C200.

**Table 19-1. ADC Groups' Operating Mode Control and Status Registers**

Offset Address Register	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0						
0x010 ADEVMODECR	Reserved															No Reset On ChnSel						
	Reserved				EV_DATA_FMT		Reserved		EV CHID	OVR EV RAM IGN	Rsvd.	EV 8BIT	EVMO DE	FRZ EV								
0x014 ADG1MODECR	Reserved															No Reset On ChnSel						
	Reserved				G1_DATA_FMT		Reserved		G1 CHID	OVR G1 RAM IGN	G1 HW TRIG	G1 8BIT	G1MO DE	FRZ G1								
0x018 ADG2MODECR	Reserved															No Reset On ChnSel						
	Reserved				G2_DATA_FMT		Reserved		G2 CHID	OVR G2 RAM IGN	G2 HW TRIG	G2 8BIT	G2MO DE	FRZ G2								
0x06 CADEVSR	Reserved																					
	Reserved															EV MEM EMPT Y						
0x070 ADG1SR	Reserved															EV BUSY						
	Reserved															EV STOP						
0x074 ADG2SR	Reserved															EV END						
	Reserved															G1 MEM EMPT Y						
	Reserved															G1 BUSY						
	Reserved															G1 STOP						
	Reserved															G1 END						
	Reserved															G2 MEM EMPT Y						
	Reserved															G2 BUSY						
	Reserved															G2 STOP						
	Reserved															G2 END						

The following sections describe each of these group configuration options separately.

### 19.4.1 Group Trigger Options

The Group1 and Group2 operating mode control registers have an extra control bit: HW TRIG. This bit configures the group to be hardware event-triggered instead of software-triggered, which is the default.

When a group is configured to be event-triggered, the group conversion starts when at least one channel is selected for conversion in this group, and when the defined event trigger occurs. The event trigger source is defined for each group in the ADEVSRC, ADG1SRC and the ADG2SRC registers. The actual connections used as the event trigger sources are defined in the device datasheet for both the ADC modules.

### 19.4.2 Single or Continuous Conversion Modes

The EV MODE, G1 MODE, and G2 MODE bits are used to select between either single or continuous conversion mode for each of the three groups.

#### 19.4.2.1 Single Conversion Mode

A conversion group configured to be in single-conversion mode gets serviced only once by the ADC for each group trigger. The trigger can be a software trigger as in the case of Group1 and Group2 by default, or it could be a hardware event trigger as in the case of the Event Group or Group1 or Group2.

The entire conversion sequence, from the acceptance of the group conversion request to the end of the last channel's conversion, is flagged for each group by the corresponding BUSY bit in that group's status register. After single-conversion mode is started, the BUSY bit is read as 1 until the conversion of the last channel is complete. The END bit for the group is set once all the channels in that group are converted.

For example, say channels 0, 2, 4, and 6 are selected for conversion in Group1 in single-conversion mode. When the Group1 gets serviced, the ADC will start conversion for channel 0, then channel 2, then channel 4, and then channel 6. It will then stop servicing the Group1, set the GP1 END status bit, and look to service the Event Group or the Group2, if required.

#### 19.4.2.2 Continuous Conversion Mode

A conversion group configured to be in continuous-conversion mode gets serviced by the ADC continuously. The group still needs to be triggered appropriately for the first conversion to start. The conversions are performed continuously thereafter.

The entire conversion sequence, from the acceptance of the group conversion request to the end of the last channel's conversion, is flagged for each group by the corresponding BUSY bit in that group's status register. After continuous-conversion mode is started, the BUSY bit is read as 1 as long as the continuous-conversion mode for this group is selected.

As an example, say the channels 0, 2, 4, and 6 are selected for conversion in Group1, now in continuous-conversion mode. When the Group1 gets serviced, the ADC will complete conversions for channels 0, 2, 4 and 6, and then look to service the Event Group or the Group2. Once it is done servicing the Event Group or the Group2, it will return to service the Group1 again. The Group1 does not need to be triggered again for the repeated conversion.

---

**NOTE: Configuring all conversion groups in continuous conversion mode**

All the three groups cannot operate in continuous-conversion mode at the same time. If the application program configures all three groups to be in continuous-conversion mode, the Group2 is automatically reset to single-conversion mode, and the G2 MODE bit in the ADG2MODECR register is cleared to reflect the single-conversion mode of Group2.

---

#### 19.4.3 Conversion Group Freeze Capability

The ADC module has an inherent priority order between the three conversion groups. This group priority determines the order of conversion in case multiple groups are triggered. The priority of conversions between the three groups in descending order is:

1. Event Group
2. Group1
3. Group2

Examples of conversion group priority:

- If an Event Group conversion is ongoing in single conversion sequence mode and Group2 and Group1 conversions are requested, then the ADC will finish conversion of channels selected in Event Group, then switch over to converting channels selected in Group1, and then convert channels selected in Group2.
- If Group1 conversions are ongoing in continuous conversion mode and Group2 conversion is requested, then the ADC will complete converting the current channel for Group1 and switch over to converting channels selected in Group2. The new conversion request for Group2 has a higher priority than the pending continuous conversion request for Group1.

The conversion group freeze capability allows the application to override this default priority between the conversion groups. Enabling the freeze capability allows the ADC to freeze a higher-priority conversion group's conversions whenever there is a request for conversion in another (lower-priority) group.

For example, setting the FRZ EV bit in the ADEVMODECR register will allow the ADC to freeze ongoing Event Group conversions whenever there is a pending request, or a new request for a Group1 or Group2 conversion. The conversions for the Event Group will be frozen as long as the Group1 or Group2 conversions are active. Once the Group1 or Group2 conversions are completed, the Event Group conversions start from where they were frozen.

While a group's conversions are frozen, the group's STOP status bit is set. This bit is cleared once the group's conversions are restarted.

#### **19.4.4 Conversion Group Memory Overrun Option**

An overrun condition occurs when the ADC module tries to store more conversion results to a group's results' memory which is already full. In this case, the ADC allows two options.

If the OVR RAM IGN bit in the group's operating mode control register (ADEVMODECR, ADG1MODECR, ADG1MODECR) is set, then the ADC module ignores the contents of the group's results' memory and wraps around to overwrite the memory with the results of new conversions.

If the OVR RAM IGN bit is not set, then the application program has to read out the group's results' memory upon an overrun condition; only then can the ADC continue to write new results to the memory.

#### **19.4.5 Response on Writing Non-Zero Value to Conversion Group's Channel Select Register**

If the application writes a non-zero value to a group's channel select register while that group's conversions are already being serviced, then that group's conversions will be restarted with the new configuration programmed in the channel select registers.

The following rules apply in terms of the effect on the ADC conversion sequence:

- If the new conversion request comes from the same group as the ongoing conversion, then the ongoing conversion will be stopped in whichever stage it is in, and the new sequence of conversions will be started.
- If the new conversion request comes from a separate group, then the ongoing channel's conversion will be completed before starting the new sequence of conversions.

The following rules apply in terms of the effect on the group's results memory:

- If a group conversion is ongoing or is frozen, writing a non-zero value to the group's channel select register will also reset its results FIFO. This does not clear the contents of the results FIFO; only the ADC module is allowed to overwrite the FIFO's contents with new conversion results starting from the first location.
- If the group conversion is completed (CONV <GRP> END flag is set), or the group is not being used, then writing a non-zero value to the group's channel select register will either be reset or not depending on the value of the NoResetOnChnSel bit for that group (ADEVMODECR, ADG1MODECR, ADG1MODECR).
  - If the NoResetOnChnSel bit is 0, then the group's FIFO will be reset.
  - If the NoResetOnChnSel bit is 1, then the group's FIFO will not be reset.

#### **19.4.6 Conversion Result Size on Reading: 8-bit, 10-bit or 12-bit**

Some applications do not need the full 12-bit resolution of the ADC modules on the device and can work with 8-bit or 10-bit conversion results.

#### 19.4.6.1 ADC Configured in 12-bit Resolution

The mode control register for each conversion group contains a field called DATA\_FMT, which defines the format of the conversion result read out of the result RAM, when accessed as a FIFO.

The DATA\_FMT field is encoded as follows:

- If DATA\_FMT = 00, the complete 12-bit conversion result is read out of the FIFO.
- If DATA\_FMT = 01, the 12-bit conversion result is right-shifted by 2 and the resulting 10-bit result is read out of the FIFO.
- If DATA\_FMT = 10, the 12-bit conversion result is right-shifted by 4 and the resulting 8-bit result is read out of the FIFO.

This control field is not effective when the application chooses to access the conversion result memory directly. In that case, the application can choose to mask off the number of bits as required.

#### 19.4.6.2 ADC Configured in 10-bit Resolution

The DATA\_FMT field is not effective in this mode and the application has the choice to read either the full 10-bit conversion result or an 8-bit conversion result. This is controlled by the 8BIT field of the group's operating mode control register.

- If 8BIT = 0, the complete 10-bit conversion result is read out of the FIFO.
- If 8BIT = 1, the 10-bit conversion result is right-shifted by 2 and the resulting 8-bit result is read out of the FIFO.

#### 19.4.7 Option to Read Group Channel Id Along with Conversion Result

The ADC module allows the application program to also read out the analog input channel number along with its conversion result. This capability is enabled by setting the CHID bit in the group's operating mode control register.

If the CHID bit is not set, the bits [14-10] are forced to 00000 when the conversion results are read out from the group's results' FIFO.

If the CHID bit is set, the bits [14-10] in the group's results' memory contain the input channel number to which the conversion result belongs.

---

**NOTE: Actual Storage of Channel Id**

Regardless of whether the CHID bit is set or not, the channel number is **always stored** in the memory along with the conversion result. The CHID bit only affects whether the channel number is available with the conversion result **when the group's memory is read**.

Therefore, the CHID bit for a group can be changed dynamically without affecting that group's ongoing conversions.

---

## 19.5 ADC Module Basic Interrupts

This section describes the basic interrupts generated by the ADC module.

### 19.5.1 Group Conversion End Interrupt

The ADC module sets the group's conversion end flag (EV END, G1 END, or G2 END) in that group's interrupt flag register (ADEVINTFLG, ADG1INTFLG, ADG2INTFLG) when all the channels selected for conversion in that group are converted. This causes a group conversion end interrupt to be generated if this interrupt is enabled by setting the group's END INT EN control bit (EV END INT EN, G1 END INT EN, or G2 END INT EN).

This interrupt can be easily used for conversion groups configured to be in the single-conversion mode. The application program can read out the conversion results, change the group's configuration if necessary, and restart the conversions by triggering the group from within the interrupt service routine.

For groups configured to be in continuous conversion mode, this interrupt condition is not practical as the conversions are always in progress. In this case, the Group Memory Threshold Interrupt is more practical as the application can allow a programmable number of conversion results to accumulate before interrupting the CPU.

### 19.5.2 Group Memory Threshold Interrupt

The ADC module has the ability to generate an interrupt for a fixed number of conversions for each group. A group memory threshold register determines how many conversion results must be in a group's memory region before the CPU is interrupted. This feature can be used to significantly reduce the CPU load when using interrupts for reading the conversion results.

The group's threshold register needs to be configured before the group conversions are triggered. This threshold register value behaves like a down-counter, which decrements each time the ADC writes a conversion result to this group's memory. This counter is incremented each time the application program reads a conversion result from the results' memory by accessing the FIFO queue. Simultaneous read (by application program) and write (by ADC module) operations from the group's results' memory leave the threshold counter unchanged.

The threshold counter can decrement past 0 and become negative. It always increments back to its original value when the memory region is emptied. To determine how many samples are in the memory region at a given moment, the threshold counter can be subtracted from the originally configured threshold count.

Whenever the threshold counter transitions from +1 to 0, it sets the group's threshold interrupt flag, and the CPU is interrupted if the group's threshold interrupt is enabled. The CPU is expected to clear the interrupt flag after reading the conversion results from the memory.

The interrupt flag is not set when the threshold counter stays at 0 or transitions from -1 to 0.

### 19.5.3 Group Memory Overrun Interrupt

An interrupt can be generated for each group if the number of ADC conversions for that group exceed the number of buffers allocated for that conversion group. The application program can choose to read out all the conversion results using the CPU or the DMA. Alternatively, the application program can set the group's OVR RAM IGN bit and allow the ADC module to overwrite the group's results' memory contents with new conversion results.

## 19.6 ADC Module DMA Requests

This section describes the capabilities of the ADC module to take advantage of the Platform DMA controller module. The ADC module can generate a DMA request under two conditions:

### 19.6.1 DMA Request for Each Conversion Result Written to the Results' Memory

In this mode, the ADC module will generate the first DMA request as soon as a conversion result gets written to the group's results' memory. Subsequent writes to the results' memory will cause DMA requests to be generated. This mode allows a smaller amount of ADC results' memory to suffice for an application.

This DMA request generation is enabled by setting the group's DMA EN bit in the group's DMA control register. The BLOCK XFER bit in this register must be left cleared (default) if a DMA request is desired to be generated for new results getting written to the results' memory.

### 19.6.2 DMA Request for a Fixed Number of Conversion Results

This mode is enabled by setting both the group's DMA EN and the group's BLOCK XFER bits in the group's DMA control registers.

In this mode, a DMA request will be generated for a specified number of conversion results being available in the group's results' memory. The number of conversion results desired are configured using the group's BLOCKS field in the control registers.

For example, if the BLOCK count is configured for 10, then ADC module will generate a DMA request at the end of 10th conversion. DMA controller should complete reading out 10 data before next set of 10 conversions complete.

---

**NOTE: Usage of Block DMA transfers with Threshold Interrupts**

It is not recommended to enable the block DMA transfers for a group at the same time as the group threshold interrupt. The group's BLOCKS field is essentially the same as the group's THRESHOLD field in the group's interrupt control register described in [Section 19.5.2](#).

---

## 19.7 ADC Magnitude Threshold Interrupts

The ADC allows up to three magnitude threshold interrupts to be generated. The comparison parameters are programmed via the Magnitude Threshold Control Register (ADMAGINTxCR).

### 19.7.1 Magnitude Threshold Interrupt Configuration

The following fields are configurable for each of the three available magnitude threshold interrupts:

1. CHN/THR COMP: Specifies whether to compare two channels' conversion results, or to compare a channel's conversion result to a programmable threshold value. A value of 0 will select the programmable threshold to be compared, and a value of 1 will select the conversion result of the channel identified by the COMP CHID field to be compared.
2. MAG CHID: Specifies the channel number from 0 to 23 whose conversion result needs to be monitored.
3. COMP CHID: Specifies the channel number from 0 to 23 whose last conversion result is used for the comparison with the conversion result of the channel being monitored.
4. MAG THRESHOLD: Specifies the value for comparison with the conversion result of the channel identified by the MAG CHID field.
5. CMP GE/LT: Specifies whether the conversion result of the channel identified by MAG CHID is compared to be "greater than or equal to", or "less than" the reference value. The reference value can be the conversion result of another channel identified by the COMP CHID field, or it could be a threshold value specified in the MAG THRESHOLD field. A value of 0 in the CMP GE/LT field indicates a "less than" comparison and a value of 1 indicates a "greater than or equal to" comparison.

### 19.7.2 Magnitude Threshold Interrupt Comparison Mask Configuration

There is also a separate comparison mask register (ADMAGINTxMASK) for each of the three magnitude threshold interrupts. This register is used to specify the bits that are masked off for the sake of the comparison. For example, the lower 4 bits of the conversion result can be masked off by writing 0xf to the interrupt comparison mask register, allowing a gross comparison to be made. By default, the full 10/12-bit conversion results are compared.

### 19.7.3 Magnitude Threshold Interrupt Enable / Disable Control

Each of the three magnitude interrupts also have separate interrupt enable set (ADMAGTHRINTENASET) and clear (ADMAGTHRINTENACLR) registers. These are used to respectively enable and disable that particular magnitude threshold interrupt from being generated. To enable a magnitude threshold interrupt, write a 1 to the corresponding bit of the interrupt enable set register. Conversely, to disable a magnitude threshold interrupt, write a 1 to the corresponding bit of the interrupt enable clear register.

### 19.7.4 Magnitude Threshold Interrupt Flags

There is a separate Magnitude Interrupt Flag register (ADMAGINTFLG) that holds the flags for these three interrupts. This flag gets set whenever the comparison condition for the corresponding interrupt is met. A magnitude threshold interrupt is generated if the corresponding flag is set inside the flag register, and the interrupt generation is enabled. This flag can be cleared by writing a 1 to the flag or by reading from the interrupt offset register in case of this interrupt being the current highest-priority pending interrupt.

### 19.7.5 Magnitude Threshold Interrupt Offset Register

It is possible to have multiple magnitude threshold interrupts pending at the same time. The magnitude threshold interrupt offset register (ADMAGINTOFF) holds the index of the currently pending highest priority magnitude threshold interrupt. The magnitude threshold interrupt 1 has the highest priority while the magnitude threshold interrupt 3 has the lowest priority. This is a read-only register and returns zeros if none of the magnitude threshold interrupts are pending. Writes to this register have no effect.

A read from this register updates the register to the next highest-priority pending magnitude threshold interrupt. This read also clears the corresponding flag from the magnitude threshold interrupt flag register. However, a read from the magnitude threshold interrupt offset register in emulation mode does not affect the interrupt flag register or the interrupt offset register.

## 19.8 ADC Special Modes

The ADC module supports some special modes for diagnostics and power saving purposes.

### 19.8.1 ADC Error Calibration Mode


The application program can activate a calibration sequence any time self-test mode is disabled (SELF TEST = 0). This calibration sequence includes the conversion of an embedded calibration reference voltage followed by the calculation of an offset error correction value.

**NOTE: Disable Self-Test Mode Before Calibration**

To avoid errors during the calibration operation, self-test mode must *not* be enabled during a calibration sequence. In addition, to ensure accurate results, calibrate the ADC in an environment with minimum noise.

Calibration mode is enabled by setting the CAL EN bit (ADCALCR.0). The application needs to ensure that no conversion group is being serviced when the calibration mode is enabled.

**Figure 19-10. Self-Test and Calibration Logic**



The input multiplexor gets disabled and only the reference voltage is connected to the ADC core input. Switch S5 of Figure 19-10 is opened. In addition, the digital result issued from a conversion is output from the ADC core to the calibration and offset error correction register, ADCALR. The ADC results' memory is not affected by the calibration conversion.

When calibration mode is disabled, the ADC can be configured for normal conversions.

#### 19.8.1.1 Calibration Conversion

The calibration conversion also needs to meet the minimum sampling time specification for the ADC. This value is typically 1 us. The Event Group sample time register (ADEVSAMP) is used to specify the number of ADCLK cycles for the calibration conversion.

The BRIDGE EN and HILO bits (ADCALCR.9:8) control the voltage to the calibration reference device shown in Figure 19-12. The positions of the switches in calibration mode are listed in Table 19-2.

**Table 19-2. Calibration Reference Voltages<sup>†</sup> (1)**

CAL EN	BRIDGE EN	HILO	S1	S2	S3	S4	S5	Reference Voltage
1	0	0	1	0	1	0	0	$(AD_{REFHI} \cdot R1 + AD_{REFLO} \cdot R2) / (R1 + R2)$
1	0	1	0	1	0	1	0	$(AD_{REFLO} \cdot R1 + AD_{REFHI} \cdot R2) / (R1 + R2)$
1	1	0	0	1	1	0	0	$AD_{REFLO}$
1	1	1	1	0	0	1	0	$AD_{REFHI}$
0	X	X	0	0	0	0	1	$V_{in}$

(1) The state of the switches in this table assumes that self-test mode is not enabled.

When CAL ST (ADCALCR.16) is set, a calibration conversion is started. The voltage source selected via the bits BRIDGE EN and HILO is converted once (single conversion mode) and the digital result is returned to the calibration and correction register, ADCALR, where it can be read by the CPU. The CAL ST bit acts as a flag and must be polled by the CPU. It is held set during the conversion process and automatically clears to indicate the end of the reference voltage conversion.

**NOTE: No Interrupt for end of calibration**

The ADC does not generate an interrupt to signal the end of the calibration conversion. The application must poll the CAL ST bit to determine the end of the calibration conversion.

After the CAL ST bit is set by the application program, it can only be reset by the end of the ongoing conversion generated by the ADC core. If the calibration conversion is interrupted (CAL EN bit is cleared), the CAL ST bit is held at 1 until a new calibration conversion has been set and completed. Setting the CAL ST bit while calibration is disabled (CAL EN = 0) has no effect; however, in this situation, setting CAL EN immediately starts a calibration conversion. When the calibration conversion is interrupted by an ADC enable (ADC EN = 0, CAL EN = 1, and CAL ST = 1), a new conversion is automatically restarted as soon as the ADC enable bit is released (ADC EN = 1).

### 19.8.1.2 Calibration and Offset Error Correction Sequences

The number of measurements and the source to measure for an ADC calibration are application dependent. The CAL ST bit must be set for each calibration source to be measured. While calibration mode is enabled, any available calibration sources can be converted according to the BRIDGE EN and HILO bits (see [Table 19-2](#)). The digital results of the calibration measurements should be read from ADCALR by the application after each reference conversion so that a correction value can be computed and written back into ADCALR.

When the application has the necessary calibration data, it should compute the offset error correction value and load it into the calibration and correction register, ADCALR. After the CAL EN bit is cleared, normal conversion mode restarts, continuing from where it was frozen, but with the addition of self-correction data.

In normal mode, the self-correction system adds the correction value stored in ADCALR to each digital result before it is written to the respective group's FIFO.

The basic calibration routine is as follows:

1. Enable calibration via CAL EN (ADCALCR.0).
2. Select the voltage source via BRIDGE EN and HILO (ADCALCR.9:8).
3. Start the conversion with CAL ST (ADCALCR.16).
4. Wait for CAL ST to go to 0.
5. Get the results from ADCALR and save to memory.
6. Loop to step 2 until the calibration conversion data is collected for the desired reference voltages.
7. Compute the error correction value using calibration data saved in memory.
8. Load the ADCALR register with the 2s complement of the computed error correction value.
9. Disable calibration mode.

At this point, the ADC can be configured for normal operation, and it corrects each digital result with the error correction value loaded in ADCALR.

---

**NOTE: Prevent ADC Calibration Data From Being Overwritten**

In calibration mode, the conversion result is written to ADCALR which overwrites any previous calibration data; therefore, the ADCALR register must be read before a new conversion is started.

---

For no correction, a value of 0x0000 must be written to ADCALR. In noncalibration mode, the ADCALR register can be read and written. Any value written to ADCALR in normal mode (CAL EN = 0) is added to each digital result from the ADC core.

#### 19.8.1.3 Mid-Point Calibration



Because of its connections to the ADC's reference voltage (VrefHi, VrefLo), the precision of the calibration reference is voltage independent. On the other hand, the accuracy of the switched bridge resistor (R1 & R2) relies on the manufacturing process deviation. Consequently, the mid-point voltage's accuracy can be affected due to the imperfections in the two resistors (expected mismatch error is around 1.5%).

The switched reference voltage device has been specially designed to support a differential measurement of its mid-point voltage. This ensures the accuracy of the mid-point reference, and hence the efficiency of the calibration.

The differential mid-point calibration is software controlled; the algorithm (voltage source measurements and associated calculation) is inserted within the calibration software module included in the application program.

The basic differential mid-point calibration flow is illustrated here after:


1. The application program connects the voltage VrefHi to R1 and VrefLo to R2, (BRIDGE\_EN=0, HILO=0), launches a conversion of the input voltage V(cal1), and stores the digital result D(cal1) into the memory.
2. Then the application program switches the voltage VrefHi to R2 and VrefLo to R1 (BRIDGE\_EN=0, HILO=1), converts this new input voltage V(cal2) and again stores the issued digital result D(cal2) into the memory.
3. The actual value of the real middle point is obtained by computing the average of these two results.  $[D(cal1)+D(cal2)] / 2$ ; [Figure 19-11](#) summarizes the mid-point calibration flow.

**Figure 19-11. Mid-point Value Calculation**


### 19.8.2 ADC Self-Test Mode

The ADC module supports a self-test mode which can be used to detect an open or a short on the ADC input channels. Self-test mode is enabled by setting the SELF TEST bit (ADCALCR.24). Any conversion type (continuous or single conversion, freeze enabled or non-freeze enabled, interrupts enabled or disabled) can be performed in this mode.

In normal mode, setting the self-test mode while a conversion sequence is in process can corrupt the current channel conversion results. However, the next channel in the sequence is converted correctly during the additional self-test cycle. The logic associated with both self-test and calibration is shown in Figure 19-12.

**Figure 19-12. Self-Test and Calibration Logic**


In self-test mode, a test voltage defined by the HILO bit (ADCALCR.8) is provided to the ADC core input through a resistor (see [Table 19-3](#)). To change the test source, this bit can be toggled before any single conversion mode request. Changing this bit while a conversion is in progress *can* corrupt the results if the source switches during the acquisition period.


Please note that the switch S5 shown in the above figure is only for the purpose of explaining the self-test sequence. There is no physical switch.

**Table 19-3. Self-Test Reference Voltages<sup>†</sup> (1)**

SELF TST	HILO	S1	S2	S3	S4	S5	Reference Voltage
1	0	0	1	1	0	1	ADREFLO via R1    R2 connected to V <sub>in</sub>
1	1	1	0	0	1	1	ADREFHI via R1    R2 connected to V <sub>in</sub>
0	X	0	0	0	0	1	V <sub>in</sub>

(1) Switches refer to [Figure 19-12](#).

Conversions in self-test mode are started just as they are in the normal operating mode (see [Section 19.3.6](#)). The conversion starts according to the configuration set in the three mode control registers (ADEVMODECR, ADG1MODECR, ADG2MODECR) and the sampling time control registers (ADEVSAMP, ADG1SAMP, ADG2SAMP). The acquisition time for each conversion in self-test mode is extended to twice the normal configured acquisition time. The selected reference voltage and the input voltage from the ADINx input channel are both connected to the ADC internal sampling capacitor throughout this extended acquisition period. [Figure 19-13](#) shows the self-test mode timing when the ADREFLO is chosen as the reference voltage for the self-test mode conversion. It also assumes an external capacitor connected to the ADC input channel.

**Figure 19-13. Timing for Self-Test Mode**

### 19.8.2.1 Use of Self-Test Mode to Determine Open/Short on ADC Input Channels

The following sequence needs to be used to deduce the ADC pin status:

- Convert the channel with self test enabled and with the reference voltage as Vreflo. Store the conversion result, say  $V_d$ .
- Convert the channel with self test enabled and with the reference voltage as Vrefhi. Store the conversion result, say  $V_u$ .
- Convert the channel with self test disabled. Store the conversion result, say  $V_n$ .

The results can be interpreted using the following table.

**Table 19-4. Determination of ADC Input Channel Condition**

Normal Conversion Result, $V_n$	Self-test Conversion Result, $V_u$	Self-test Conversion Result, $V_d$	Pin Condition
$V_n$	$V_n < V_u < AD_{REFHI}$	$AD_{REFLO} < V_d < V_n$	Good
$AD_{REFHI}$	$AD_{REFHI}$	approx. $AD_{REFHI}$	Shorted to $AD_{REFHI}$
$AD_{REFLO}$	approx. $AD_{REFLO}$	$AD_{REFLO}$	Shorted to $AD_{REFLO}$
Unknown	$AD_{REFHI}$	$AD_{REFLO}$	Open

### 19.8.3 ADC Power-Down Mode

This is an inactive mode in which the clocks to the ADC module are stopped leaving the module in a static state. The clock to the ADC core (ADCLK) is stopped whenever there are no ongoing conversions. This is the clock-gating implementation requirement. Also, the ADC module places the ADC core into the power down mode such that there is minimal current drawn from the ADC operating and reference supplies.

#### 19.8.3.1 Powering Down Just The ADC Core

The ADC core can be individually powered down without stopping the clocks to the ADC module. This can be done by setting the POWERDOWN bit of the ADC Operating Mode Control Register (ADOPMODECR.3). Whenever a conversion is required the POWERDOWN bit must be cleared, and a minimum time  $t_{d(PU-ADV)}$ , (see the specific device data sheet for actual value) has to be allowed before starting a new conversion. This wait must be implemented in the application software.

### 19.8.3.2 Enhanced Power-Down Mode

A bit in the ADC operating mode control register, IDLE PWRDN (ADOPMODECR.4) enables the enhanced power-down mode of the ADC.

Once this bit is set, the ADC module will power down the ADC core whenever there are no more ongoing or pending ADC conversions. The ADC core will be powered down regardless of the state of the POWERDOWN bit (ADOPMODECR.3).

The ADC module releases the ADC core from power down mode as soon as a new conversion is requested. The ADC logic state machine then has to wait for at least  $t_{d(PU-ADV)}$  (see the device data sheet for actual value) before starting a new conversion. The IDLE PWRDN bit will remain set at all times. The logic state machine can use this bit to determine that it needs to wait for a programmable number of VCLK cycles before it allows the input channel to be sampled. This time is configured by the ADC Power Up Delay Control register (ADPWRUPDLYCTRL).

If IDLE PWRDN is not set, the ADC module does not wait for any additional delay before sampling the input channel and the application software has to take account of this required delay.


### 19.8.3.3 Managing Clocks to the ADC Module

The clock to the ADC module can be turned off via the appropriate Peripheral Central Resource (PCR) controller PSPWRDNSET register (check the specific device datasheet to identify the register and the bit to be set). If a conversion is ongoing when this bit is set, the ADC module will wait until the current conversion completes before allowing the ADC module clock to be stopped.

### 19.8.4 ADC Sample Capacitor Discharge Mode

This mode allows the charge on the ADC core's internal sampling capacitor to be discharged before starting the sampling phase of the next channel.

**Figure 19-14. Timing for Sample Capacitor Discharge Mode**



The ADC Sample Cap Discharge Mode is enabled by setting the SAMP DIS EN bit of the group's ADSAMPDISEN register. A discharge period for the sampling capacitor is added before the sampling period for each channel as shown in [Figure 19-14](#). The duration of this discharge period is configurable via the corresponding group's SAMP DIS CYC field in the ADSAMPDISEN register. The discharge time is specified in terms of number of ADCLK cycles.

During the sample capacitor discharge period, the  $V_{REFLO}$  reference voltage is connected to the input voltage terminal of the ADC core. This allows any charge collected on the sampling capacitor from the previous conversion to be discharged to ground. The  $V_{REFLO}$  reference voltage is usually connected to ground.

## 19.9 ADC Results' RAM Special Features

The following sections describe some of the special features supported by the ADC module to enhance the results' RAM testability and integrity.

### 19.9.1 ADC Results' RAM Auto-Initialization

The ADC module allows the application to auto-initialize the ADC results' RAM to all zeros. The application must ensure that the ADC module is not in any of the conversion modes before triggering off the auto-initialization process.

The auto-initialization sequence is as follows:

1. Enable the global hardware memory initialization key by programming a value of 1010 to the bits [3-0] of the MINITGCR register of the System module.
2. Set the control bit for the ADC results' RAM in the MSINENA System module register. The bit 8 of the MSINENA register is used to control the initialization of the ADC1 results' RAM, while bit 14 controls the initialization of the ADC2 results' RAM. This starts the initialization process. The BUF INIT ACTIVE flag in the ADC module ADBNDEND register will get set to reflect that the initialization is ongoing.
3. When the memory initialization is completed, the corresponding status bit in the MINISTAT register will be set. Also, the BUF INIT ACTIVE flag will get cleared.

### 19.9.2 ADC Results' RAM Test Mode

In the defined conversion modes of the ADC, the application can only read from the ADC results' RAM. Only the ADC module is allowed to write to the results' RAM. A special test mode is defined to allow the application to also write into the ADC results' RAM - this mode is the ADC Results' RAM Test Mode. Only 32-bit reads and writes are allowed to the ADC results' RAM in this test mode.

---

**NOTE: Contention on access to ADC Results' RAM**

The ADC module cannot handle a contention between the application write to the results' RAM and the ADC writing a conversion result to the results' RAM. The application must ensure that the ADC is not likely to write a new conversion result to the results' RAM when the ADC Results' RAM Test Mode is enabled.

---

The ADC Results' RAM Test Mode is enabled by setting the RAM TEST EN bit in the ADC OP MODE CR.

### 19.9.3 ADC Results' RAM Parity

The below shows the ADC Results' RAM parity control registers.


Parity checking is implemented using parity on a per-half word basis for the ADC RAM. That is, there is one parity bit for 16 bits of the ADC RAM. The polarity of the ADC RAM parity is controlled by the DEVCR1 register in the system module (address = 0xFFFFFFFDC). The parity checking is enabled by the ADPARCR register. After reset, the parity checking is disabled and must be enabled if parity protection is required.

During a read access, the parity is calculated based on the data read from the ADC RAM and compared with the good parity value stored in the parity bits. If any word fails the parity check then the ADC generates an error signal hooked up to the Error Signaling Module (ESM). The ADC RAM address which generated the parity error is captured for host system debugging, and is frozen from being updated until it is read by the application.

#### Testing the Parity Checking Mechanism:

To test the parity checking mechanism itself, the parity RAM is made writable by the CPU in a special test mode. This is done by a control bit called TEST in the AD PAR CR register. Once this bit is set, the parity bits are mapped to an address starting at an address offset of 4KB from the base address of the ADC RAM. See [Figure 19-15](#). The CPU can now manually insert parity errors. Note that the ADC RAM only supports 32-bit accesses.

**Figure 19-15. ADC Memory Map in Parity Test Mode**




## 19.10 ADEVT Pin General Purpose I/O Functionality

The AD1EVT pin for ADC1 and AD2EVT pin for ADC2 can be configured as general-purpose I/O signals. The following sections describe the different ways in which the application can configure the ADxEVT pins.

### 19.10.1 GPIO Functionality

Figure 19-16 illustrates the GPIO functionality of the ADxEVT pin.

**Figure 19-16. GPIO Functionality of ADxEVT**



Once the device power-on reset is released, the ADC module controls the state of the ADxEVT pin.

- **Pull control:** The pull control can either be enabled or disabled by default (while system reset is active and after it is released). The actual default state of the pull control is specified in the device datasheet. The application can enable pull control by clearing the PDIS (pull control disable) bit in the ADEVTPDIS register. In this case, if the PSEL (pull select) bit in the ADEVTPSEL register is set, the pin will have a pull-up. If the PSEL bit is cleared, the pin will have a pull-down. If the PDIS bit is set in the control register, there is no pull-up or pull-down on the pin.

---

**NOTE: Pull Behavior when ADxEVT is configured as output**

If the ADxEVT pin is configured as output, then the pulls are disabled automatically. If the pin is configured as input, the pulls are enabled or disabled depending on bit PDIS in the pull disable register ADEVTPDIS.

- **Output buffer:** The ADxEVT pin can be driven as an output pin if the ADEVTDIR bit is set in the pin direction control register.
- **Open-Drain feature:** The open drain output capability is enabled via the ADEVTPDR control register. The ADxEVT pin must be also configured to be an output pin for this mode.
  - The output buffer is enabled if a low signal is being driven on to the pin.
  - The output buffer is disabled if a high signal is being driven on to the pin.

### 19.10.2 Summary

The behavior of the output buffer and the pull control is summarized in [Table 19-5](#). The input buffer for the ADxEVT pins are enabled once the device power-on reset is released.

**Table 19-5. Output Buffer and Pull Control Behavior for ADxEVT as GPIO Pins <sup>(1)</sup>**

System Reset Active?	Pin Direction (DIR) <sup>(2)</sup>	Pull Disable (PDIS) <sup>(3)</sup>	Pull Select (PSEL) <sup>(4)</sup>	Pull Control	Output Buffer
Yes	X	X	X	Enabled	Disabled
No	0	0	0	Pull down	Disabled
No	0	0	1	Pull up	Disabled
No	0	1	0	Disabled	Disabled
No	0	1	1	Disabled	Disabled
No	1	X	X	Disabled	Enabled

<sup>(1)</sup> X = Don't care

<sup>(2)</sup> DIR = 0 for input, 1 for output

<sup>(3)</sup> PULDIS = 0 for enabling pull control, 1 for disabling pull control

<sup>(4)</sup> PULSEL = 0 for pull-down functionality, 1 for pull-up functionality

## 19.11 ADC Control Registers

All registers in the ADC module are 32-bit, word-aligned; 8-bit, 16-bit and 32-bit accesses are allowed. The application must ensure that the reserved bits are always written as 0 to ensure software compatibility to future revisions of the module. The table below shows register address offsets from the base address of the ADC modules. The base address of ADC1 registers is FFF7 C000h, and the base address of ADC2 registers is FFF7 C200h.

**Table 19-6. ADC Registers Summary**

Offset	Acronym	Register Description	Section
00	ADRSTCR	ADC Reset Control Register	<a href="#">Section 19.11.1</a>
04h	ADOPMODECR	ADC Operating Mode Control Register	<a href="#">Section 19.11.2</a>
08h	ADCLOCKCR	ADC Clock Control Register	<a href="#">Section 19.11.3</a>
0Ch	ADCALCR	ADC Calibration Mode Control Register	<a href="#">Section 19.11.4</a>
10h	ADEVVMODECR	ADC Event Group Operating Mode Control Register	<a href="#">Section 19.11.5</a>
14h	ADG1MODECR	ADC Group1 Operating Mode Control Register	<a href="#">Section 19.11.6</a>
18h	ADG2MODECR	ADC Group2 Operating Mode Control Register	<a href="#">Section 19.11.7</a>
1Ch	ADEVSRC	ADC Trigger Source Select Register	<a href="#">Section 19.11.8</a>
20h	ADG1SRC	ADC Group1 Trigger Source Select Register	<a href="#">Section 19.11.9</a>
24h	ADG2SRC	ADC Group2 Trigger Source Select Register	<a href="#">Section 19.11.10</a>
28h	ADEVINTENA	ADC Event Interrupt Enable Control Register	<a href="#">Section 19.11.11</a>
2Ch	ADG1INTENA	ADC Group1 Interrupt Enable Control Register	<a href="#">Section 19.11.12</a>
30h	ADG2INTENA	ADC Group2 Interrupt Enable Control Register	<a href="#">Section 19.11.13</a>
34h	ADEVINTFLG	ADC Event Group Interrupt Flag Register	<a href="#">Section 19.11.14</a>
38h	ADG1INTFLG	ADC Group1 Interrupt Flag Register	<a href="#">Section 19.11.15</a>
3Ch	ADG2INTFLG	ADC Group2 Interrupt Flag Register	<a href="#">Section 19.11.16</a>
40h	ADEVTHRINTCR	ADC Event Group Threshold Interrupt Control Register	<a href="#">Section 19.11.17</a>
44h	ADG1THRINTCR	ADC Group1 Threshold Interrupt Control Register	<a href="#">Section 19.11.18</a>
48h	ADG2THRINTCR	ADC Group2 Threshold Interrupt Control Register	<a href="#">Section 19.11.19</a>
4Ch	ADEVDMACR	ADC Event Group DMA Control Register	<a href="#">Section 19.11.20</a>
50h	ADG1DMACR	ADC Group1 DMA Control Register	<a href="#">Section 19.11.21</a>
54h	ADG2DMACR	ADC Group2 DMA Control Register	<a href="#">Section 19.11.22</a>
58h	ADBNDCR	ADC Results Memory Configuration Register	<a href="#">Section 19.11.23</a>
5Ch	ADBNDEND	ADC Results Memory Size Configuration Register	<a href="#">Section 19.11.24</a>
60h	ADEVSAMPA	ADC Event Group Sampling Time Configuration Register	<a href="#">Section 19.11.25</a>
64h	ADG1SAMPA	ADC Group1 Sampling Time Configuration Register()	<a href="#">Section 19.11.26</a>
68h	ADG2SAMPA	ADC Group2 Sampling Time Configuration Register	<a href="#">Section 19.11.27</a>
6Ch	ADEVSR	ADC Event Group Status Register	<a href="#">Section 19.11.28</a>
70h	ADG1SR	ADC Group1 Status Register	<a href="#">Section 19.11.29</a>
74h	ADG2SR	ADC Group2 Status Register	<a href="#">Section 19.11.30</a>
78h	ADEVSEL	ADC Event Group Channel Select Register	<a href="#">Section 19.11.31</a>
7Ch	ADG1SEL	ADC Group1 Channel Select Register	<a href="#">Section 19.11.32</a>
80h	ADG2SEL	ADC Group2 Channel Select Register	<a href="#">Section 19.11.33</a>
84h	ADCALR	ADC Calibration and Error Offset Correction Register	<a href="#">Section 19.11.34</a>
88h	ADSMSTATE	ADC State Machine Status Register	<a href="#">Section 19.11.35</a>
8Ch	ADLASTCONV	ADC Channel Last Conversion Value Register	<a href="#">Section 19.11.36</a>
90h-AFh	ADEVBUFFER	ADC Event Group Results FIFO Register	<a href="#">Section 19.11.37</a>
B0h-CFh	ADG1BUFFER	ADC Group1 Results FIFO Register	<a href="#">Section 19.11.38</a>
D0h-EFh	ADG2BUFFER	ADC Group2 Results FIFO Register	<a href="#">Section 19.11.39</a>
F0h	ADEVEMUBUFFER	ADC Event Group Results Emulation FIFO Register	<a href="#">Section 19.11.40</a>
F4h	ADG1EMUBUFFER	ADC Group1 Results Emulation FIFO Register	<a href="#">Section 19.11.41</a>

**Table 19-6. ADC Registers Summary (continued)**

<b>Offset</b>	<b>Acronym</b>	<b>Register Description</b>	<b>Section</b>
F8h	ADG2EMUBUFFER	ADC Group2 Results Emulation FIFO Register	<a href="#">Section 19.11.42</a>
FCh	ADEVTDIR	ADC ADEVT Pin Direction Control Register	<a href="#">Section 19.11.43</a>
100h	ADEVTOUP	ADC ADEVT Pin Output Value Control Register	<a href="#">Section 19.11.44</a>
104h	ADEVTIN	ADC ADEVT Pin Input Value Register	<a href="#">Section 19.11.45</a>
108h	ADEVTSET	ADC ADEVT Pin Set Register	<a href="#">Section 19.11.46</a>
10Ch	ADEVTCRL	ADC ADEVT Pin Clear Register	<a href="#">Section 19.11.47</a>
110h	ADEVTPDR	ADC ADEVT Pin Open Drain Enable Register	<a href="#">Section 19.11.48</a>
114h	ADEVTPDIS	ADC ADEVT Pin Pull Control Disable Register	<a href="#">Section 19.11.49</a>
118h	ADEVTPSEL	ADC ADEVT Pin Pull Control Select Register	<a href="#">Section 19.11.50</a>
11Ch	ADEVSAMPDIEN	ADC Event Group Sample Cap Discharge Control Register	<a href="#">Section 19.11.51</a>
120h	ADG1SAMPDIEN	ADC Group1 Sample Cap Discharge Control Register	<a href="#">Section 19.11.52</a>
124h	ADG2SAMPDIEN	ADC Group2 Sample Cap Discharge Control Register	<a href="#">Section 19.11.53</a>
128h - 138h	ADMAGINTxCR	ADC Magnitude Compare Interrupt Control Register	<a href="#">Section 19.11.54</a>
12Ch - 13Ch	ADMAGxMASK	ADC Magnitude Compare Mask Register	<a href="#">Section 19.11.55</a>
158h	ADMAGINTENASET	ADC Magnitude Compare Interrupt Enable Set Register	<a href="#">Section 19.11.56</a>
15Ch	ADMAGINTENACLR	ADC Magnitude Compare Interrupt Enable Clear Register	<a href="#">Section 19.11.57</a>
160h	ADMAGINTFLG	ADC Magnitude Compare Interrupt Flag Register	<a href="#">Section 19.11.58</a>
164h	ADMAGINTOFF	ADC Magnitude Compare Interrupt Offset Register	<a href="#">Section 19.11.59</a>
168h	ADEVFIFORESETCR	ADC Event Group FIFO Reset Control Register	<a href="#">Section 19.11.60</a>
16Ch	ADG1FIFORESETCR	ADC Group1 FIFO Reset Control Register	<a href="#">Section 19.11.61</a>
170h	ADG2FIFORESETCR	ADC Group2 FIFO Reset Control Register	<a href="#">Section 19.11.62</a>
174h	ADEVVRAMWRADDR	ADC Event Group RAM Write Address Register	<a href="#">Section 19.11.63</a>
178h	ADG1RAMWRADDR	ADC Group1 RAM Write Address Register	<a href="#">Section 19.11.64</a>
17Ch	ADG2RAMWRADDR	ADC Group2 RAM Write Address Register	<a href="#">Section 19.11.65</a>
180h	ADPARCR	ADC Parity Control Register	<a href="#">Section 19.11.66</a>
184h	ADPARADDR	ADC Parity Error Address Register	<a href="#">Section 19.11.67</a>
188h	ADPWRUPDLYCTRL	ADC Power-Up Delay Control Register	<a href="#">Section 19.11.68</a>

### 19.11.1 ADC Reset Control Register (ADRSTCR)

Figure 19-17 and Table 19-7 describe the ADRSTCR register.

**Figure 19-17. ADC Reset Control Register (ADRSTCR) [offset = 00]**

31	Reserved	1	0
	R-0	RESET	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 19-7. ADC Reset Control Register (ADRSTCR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	RESET	0	This bit is used to reset the ADC internal state machines and control/status registers. This reset state is held until this bit is cleared. Read in all modes, write in privileged mode.
			Module is released from the reset state.
		1	All the module's internal state machines and the control/status registers are reset.

### 19.11.2 ADC Operating Mode Control Register (ADOPMODECR)

Figure 19-18 and Table 19-8 describe the ADOPMODECR register.

**Figure 19-18. ADC Operating Mode Control Register (ADOPMODECR) [offset = 04]**

31	30	Reserved	25	24
10/12 BIT		R-0	COS	
R/W-0		R-0	RW-0	
23	21	20	17	16
Reserved		CHN TEST EN	RAM TEST EN	
R-0		R/W-Ah	R/W-0	
15		Reserved	9	8
		R-0	RW-0	
7	5	4	3	1
Reserved	IDLE PWRDN	Reserved	Reserved	ADC EN
R-0	R/W-0	R-0	R-0	RW-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-8. ADC Operating Mode Control Register (ADOPMODECR) Field Descriptions**

Bit	Field	Value	Description
31	10/12 BIT	0	This bit controls the resolution of the ADC core. It also affects the size of the conversion results stored in the results' RAM.  Any operation mode read/write:  0 The ADC core and digital logic are configured to be in 10-bit resolution. This is the default mode of operation. 1 The ADC core and digital logic are configured to be in 12-bit resolution.
30-25	Reserved	0	Read returns 0. Writes have no effect.

**Table 19-8. ADC Operating Mode Control Register (ADOPMODECR) Field Descriptions (continued)**

Bit	Field	Value	Description
24	COS		<p>This bit affects <i>emulation operation only</i>. It defines whether the ADC core clock (ADCLK) is immediately halted when the emulation system enters suspend mode or if it should continue operating normally.</p> <p><b>Note:</b> If COS = 0 when the ADC module enters the emulation mode, then the accuracy of the conversion results can be affected depending on how long the module stays in the emulation mode.</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>0 ADC module halts all ongoing conversions immediately after emulation mode is entered.</li> <li>1 ADC module continues all ongoing conversions as per the configurations of the three conversion groups.</li> </ul>
23-21	Reserved	0	Read returns 0. Writes have no effect.
20-17	CHN TEST EN		<p>Enable the input channels' impedance measurement mode.</p> <p><b>This mode is reserved for use by TI.</b></p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>Ah Input impedance measurement mode is disabled.</li> <li>5h Input impedance measurement mode is enabled.</li> <li>other Input impedance measurement mode is disabled.</li> </ul>
16	RAM TEST EN		<p>Enable the ADC Results' RAM Test Mode.</p> <p>Please refer to <a href="#">Section 19.9.2</a> for more details.</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>0 ADC RAM Test Mode is disabled. The application cannot write to the ADC RAM by the CPU or the DMA.</li> <li>1 ADC RAM Test Mode is enabled. The application can directly write to the ADC RAM by the CPU or the DMA.</li> </ul>
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	POWER DOWN		<p>ADC Power Down. This bit powers down only the ADC core; the digital logic in the sequencer stays active. To release the core from power down mode, this bit must be cleared. If a conversion is ongoing, the ADC module will wait until the current conversion is completed before powering down the ADC core.</p> <p>Also refer <a href="#">Section 19.11.68</a>, ADC Power-Up Delay Control Register (ADPWRUPDLYCTRL).</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>0 The state of the ADC core is controlled by the IDLE PWRDN bit, or by a global power down mode entry.</li> <li>1 ADC core is in the power-down state.</li> </ul>
7-5	Reserved	0	Read returns 0. Writes have no effect.
4	IDLE PWRDN		<p>ADC Power Down When Idle. When this bit is set, the ADC module will automatically power down the ADC core whenever there are no conversions ongoing or pending. This is the enhanced power down mode.</p> <p>Also refer <a href="#">Section 19.11.68</a>, ADC Power-Up Delay Control Register (ADPWRUPDLYCTRL).</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>0 The ADC stays in the normal operating mode even if no conversions are ongoing or pending. The power down state is entered only by configuring the POWER DOWN bit or via a global power down mode entry.</li> <li>1 Enhanced power down mode is enabled.</li> </ul>
3-1	Reserved	0	Read returns 0. Writes have no effect.
0	ADC EN		<p>ADC Enable. This bit must be set to allow the ADC module to be configured to perform any conversions.</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>0 No ADC conversions can occur. The input channel select registers: ADEVSEL, ADG1SEL, and ADG2SEL are held at their reset values.</li> <li>1 ADC conversions can now proceed as configured.</li> </ul>

### 19.11.3 ADC Clock Control Register (ADCLOCKCR)

Figure 19-19 and Table 19-9 describe the ADCLOCKCR register.

**Figure 19-19. ADC Clock Control Register (ADCLOCKCR) [offset = 08h]**

Reserved	R-0	PS	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-9. ADC Clock Control Register (ADCLOCKCR) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reads return zeros, writes have no effect.
4-0	PS	0-1Fh	ADC Clock Prescaler. These bits define the prescaler value for the ADC core clock (ADCLK). The ADCLK is generated by dividing down the input bus clock (VCLK) to the ADC module. <b>Note:</b> The supported range for the ADC clock frequency is specified in the device datasheet. The ADC clock prescaler must be configured to meet this datasheet specification. Any operation mode read/write: $t_{C(ADCLK)} = t_{C(VCLK)} * (PS[4:0] + 1)$ , where $t_{C(ADCLK)}$ is the period of the ADCLK, and $t_{C(VCLK)}$ is the period of the VCLK.

### 19.11.4 ADC Calibration Mode Control Register (ADCALCR)

Figure 19-20 and Table 19-10 describe the ADCALCR register.

**Figure 19-20. ADC Calibration Mode Control Register (ADCALCR) [offset = 0Ch]**

Reserved	R-0	SELF_TEST	RW-0
23	Reserved	CAL_ST	R/S-0
15	Reserved	BRIDGE_EN	HILO
7	Reserved	RW-0	RW-0
	R-0	1	0
		CAL_EN	RW-0

LEGEND: R/W = Read/Write; R = Read only; S = Set; -n = value after reset

**Table 19-10. ADC Calibration Mode Control Register (ADCALCR) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	SELF TEST		ADC Self Test Enable. When this bit is Set, either AD <sub>REFHI</sub> or AD <sub>REFLO</sub> is connected through a resistor to the selected input channel. The desired conversion mode is configured in the group mode control registers. For more details on the ADC Self Test Mode, please refer to <a href="#">Section 19.8.2</a> . Any operation mode read/write: 0 ADC Self Test mode is disabled. 1 ADC Self Test mode is enabled.


**Table 19-10. ADC Calibration Mode Control Register (ADCALCR) Field Descriptions (continued)**

Bit	Field	Value	Description
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	CAL ST	0	ADC Calibration Conversion Start. Setting the CAL ST bit while the CAL EN bit is set starts conversion of the selected reference voltage. The ADC module uses the sample time configured in the Event Group sample time configuration register (ADEVSAMP) for the calibration conversion. Any operation mode: 1 Read: Calibration conversion is in progress. Write: ADC module starts calibration conversion. 0 Read: Calibration conversion has completed, or has not yet been started. Write: Writing 0 to this bit has no effect.
15-10	Reserved	0	Read returns 0. Writes have no effect.
9	BRIDGE EN		Bridge Enable. When set with the HILO bit, BRIDGE EN allows a reference voltage to be converted in calibration mode. <a href="#">Table 19-2</a> defines the four different reference voltages that can be selected.
8	HILO		ADC Self Test mode and Calibration Mode Reference Source Selection. In the ADC Self Test mode, this bit defines the test voltage to be combined through a resistor with the selected input pin voltage. Refer <a href="#">Section 19.8.2</a> for details on the ADC Self Test Mode. In the ADC Calibration Mode, this bit defines the reference source polarity. Refer <a href="#">Section 19.8.1</a> for details on the ADC Calibration Mode. In the ADC module's normal operating mode, this bit has no effect.
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	CAL EN		ADC Calibration Enable. When this bit is Set, the input channel multiplexor is disconnected and the calibration reference voltage is connected to the ADC core input. The calibration reference voltage is selected by the combination of the BRIDGE EN and HILO. The actual conversion of this reference voltage starts when the CAL ST bit is set. If the CAL ST bit is already set when the CAL EN bit is set, then the calibration conversion is immediately started. Please refer to <a href="#">Section 19.8.1</a> for more details on the ADC calibration mode. Any operation mode read/write: 0 Calibration mode is disabled. 1 Calibration mode is enabled.

### 19.11.5 ADC Event Group Operating Mode Control Register (ADEVMODECR)

ADC Event Group Operating Mode Control Register (ADEVMODECR) is shown in [Figure 19-21](#) and described in [Table 19-11](#).

**Figure 19-21. ADC Event Group Operating Mode Control Register (ADEVMODECR) [offset = 10h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-11. ADC Event Group Operating Mode Control Register (ADEVMODECR) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reads return zeros, writes have no effect.
16	No Reset on ChnSel	0	No Event Group Results Memory Reset on New Channel Select.  This bit determines whether the event group results' RAM is reset whenever a non-zero value is written to the event group channel select register.  Any operation mode read/write:  Event group results RAM is reset when a non-zero value is written to event group channel select register, even if event group conversions are completed.  1 Event group results RAM is not reset when a non-zero value is written to event group channel select register, and event group conversions are completed.  If the event group conversions are ongoing (active or frozen), then writing a non-zero value to the event group channel select register will always reset the event group results RAM.
15-10	Reserved	0	Reads return zeros, writes have no effect.
9-8	EV DATA FMT	0	Event Group Read Data Format.  This field is only applicable when the ADC module is configured to be in the 12-bit resolution mode. This field is reserved when the module is configured as a 10-bit ADC module.  This field determines the format in which the conversion results are read out of the Event group results RAM when using the FIFO interface, that is, when reading from the AD EV BUFFER or AD EV EMU BUFFER locations.  Any operation mode read/write:  0 Conversion results are read out in full 12-bit format. This is the default mode. 1h Conversion results are read out in 10-bit format. Bits 11–2 of the 12-bit conversion result are returned as the 10-bit conversion result. 2h Conversion results are read out in 8-bit format. Bits 11–4 of the 12-bit conversion result are returned as the 8-bit conversion result. 3h Reserved. The full 12-bit conversion result is returned if programmed.
7-6	Reserved	0	Reads return zeros, writes have no effect.

**Table 19-11. ADC Event Group Operating Mode Control Register (ADEVMODECR) Field Descriptions (continued)**

Bit	Field	Value	Description
5	EV CHID	0	Enable Channel Id for the Event Group conversion results to be read. This bit only affects the “read from FIFO” mode. The ADC always stores the channel id in the results RAM. Any 16-bit read performed in the “read from RAM” mode will return the 5-bit channel id along with the 10-bit conversion result.
			Any operation mode read/write: Bits 14-10, the channel id field, of the data read from the Event Group results’ FIFO is read as 00000b.
		1	Bits 14-10, the channel id field, of the data read from the Event Group results’ FIFO contains the number of the ADC analog input to which the conversion result belongs.
4	OVR EV RAM IGN	0	This bit allows the ADC module to overwrite the contents of the Event Group results memory under an overrun condition. Any operation mode read/write:
			The ADC cannot overwrite the contents of the Event Group results memory. When an overrun of this memory occurs, the software needs to read out all the contents of this memory before the ADC is able to write a new conversion result for the Event Group.
		1	When an overrun of the Event Group results memory occurs, the ADC proceeds to overwrite the contents with any new conversion results for the Event Group, starting with the first location in this memory.
3	Reserved	0	Reads return zeros, writes have no effect.
2	EV SBIT	0	Event Group 8-bit result mode. This bit allows the Event Group conversion results to be read out in an 8-bit format. This bit only applies to the “read from FIFO” mode. The lower 2 bits of the 10-bit conversion result are discarded and the upper 8 bits are shifted right two places to form the 8-bit conversion result. Any operation mode read/write:
			The Event Group conversion result is read out as a 10-bit value in the “read from Event Group FIFO” mode.
		1	The Event Group conversion result is read out as an 8-bit value in the “read from Event Group FIFO” mode.
1	EV MODE	0	Event Group Conversion Mode. This bit defines whether the input channels selected for conversion in the Event Group are converted only once per trigger, or are continuously converted. Any operation mode read/write: The channels selected for conversion in the Event Group are converted only once when the selected event trigger condition occurs.
			The channels selected for conversion in the Event Group are converted continuously when the selected event trigger condition occurs.
		1	Event Group Freeze Enable. This bit allows an Event Group conversion sequence to be frozen if a Group1 or a Group2 conversion is requested. The Event Group conversion is kept frozen until the Group1 or Group2 conversion is active, and continues from where it was frozen once the Group1 or Group2 conversions are completed. While the Event Group conversion is frozen, the EV STOP status flag in the ADEVST register indicates that the Event Group conversions have stopped. This bit gets cleared when the Event Group conversions resume. Any operation mode read/write: Event Group conversions cannot be frozen. All the channels selected for conversion in the Event Group are converted before the ADC can switch over to servicing any other conversion group.
0	FRZ EV	0	Event Group conversions are frozen whenever there is a request for conversion from Group1 or Group2.

### 19.11.6 ADC Group1 Operating Mode Control Register (ADG1MODECR)

ADC Group1 Operating Mode Control Register (ADG1MODECR) is shown in [Figure 19-22](#) and described in [Table 19-12](#).

**Figure 19-22. ADC Group1 Operating Mode Control Register (ADG1MODECR) [offset = 14h]**

31									24
	Reserved								
	R-0								
23									
	Reserved								
	No Reset on ChnSel								
	R/W-0								
15									
	Reserved								
	G1 DATA FMT								
	R/W-0								
7	6	5	4	3	2	1	0		
Reserved	G1 CHID	OVR G1 RAM IGN	G1 HW TRIG	G1 8BIT	G1 MODE	FRZ G1			
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-12. ADC Group1 Operating Mode Control Register (ADG1MODECR) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reads return zeros, writes have no effect.
16	No Reset on ChnSel		<p>No Group1 Results Memory Reset on New Channel Select.            This bit determines whether the group1 results' RAM is reset whenever a non-zero value is written to the group1 channel select register.</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>0 Group1 results RAM is reset when a non-zero value is written to group1 channel select register, even if group1 conversions are completed.</li> <li>1 Group1 results RAM is not reset when a non-zero value is written to group1 channel select register, and group1 conversions are completed.</li> </ul> <p>If the group1 conversions are ongoing (active or frozen), then writing a nonzero value to the group1 channel select register will always reset the group1 results RAM.</p>
15-10	Reserved	0	Reads return zeros, writes have no effect.
9-8	G1 DATA FMT		<p>Group1 Read Data Format.</p> <p>This field is only applicable when the ADC module is configured to be in the 12-bit resolution mode. This field is reserved when the module is configured as a 10-bit ADC module.</p> <p>This field determines the format in which the conversion results are read out of the group1 results RAM when using the FIFO interface, that is, when reading from the AD G1 BUFFER or AD G1 EMU BUFFER locations.</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>0 Conversion results are read out in full 12-bit format. This is the default mode.</li> <li>1h Conversion results are read out in 10-bit format. Bits 11–2 of the 12-bit conversion result are returned as the 10-bit conversion result.</li> <li>2h Conversion results are read out in 8-bit format. Bits 11–4 of the 12-bit conversion result are returned as the 8-bit conversion result.</li> <li>3h Reserved. The full 12-bit conversion result is returned if programmed.</li> </ul>
7-6	Reserved	0	Reads return zeros, writes have no effect.

**Table 19-12. ADC Group1 Operating Mode Control Register (ADG1MODECR) Field Descriptions (continued)**

Bit	Field	Value	Description
5	G1 CHID	0	Enable Channel Id for the Group1 conversion results to be read. This bit only affects the “read from FIFO” mode. The ADC always stores the channel id in the results RAM. Any 16-bit read performed in the “read from RAM” mode will return the 5-bit channel id along with the 10-bit conversion result.
			Any operation mode read/write: Bits 14-10, the channel id field, of the data read from the Group1 results’ FIFO is read as 00000b.
		1	Bits 14-10, the channel id field, of the data read from the Group1 results’ FIFO contains the number of the ADC analog input to which the conversion result belongs.
4	OVR G1 RAM IGN	0	This bit allows the ADC module to overwrite the contents of the Group1 results memory under an overrun condition.  Any operation mode read/write:
			The ADC cannot overwrite the contents of the Group1 results memory. When an overrun of this memory occurs, the software needs to read out all the contents of this memory before the ADC is able to write a new conversion result for the Group1.
		1	When an overrun of the Group1 results memory occurs, the ADC proceeds to overwrite the contents with any new conversion results for the Group1, starting with the first location in this memory.
3	G1 HW TRIG	0	Group1 Hardware Triggered. This bit allows the Group1 to be hardware triggered. The Group1 is software triggered by default. For more details on how to trigger a conversion group, please refer to <a href="#">Section 19.3.6</a> .  Any operation mode read/write:
			The Group1 is software-triggered. A Group1 conversion starts whenever the Group1 channel select register (ADG1SEL) is written with a non-zero value.
		1	The Group1 is hardware-triggered. A Group1 conversion starts whenever the Group1 channel select register has a non-zero value, and the specified hardware trigger occurs. The hardware trigger for the Group1 is specified in the Group1 Trigger Source register (ADG1SRC).
2	G1 SBIT	0	Group1 8-bit result mode.  This field is only applicable when the ADC module is configured to be in the 10-bit resolution mode. This field is reserved when the module is configured as a 12-bit ADC module.  This bit allows the Group1 conversion results to be read out in an 8-bit format. This bit only applies to the “read from FIFO” mode. The lower 2 bits of the 10-bit conversion result are discarded and the upper 8 bits are shifted right two places to form the 8-bit conversion result.  Any operation mode read/write:
			The Group1 conversion result is read out as a 10-bit value in the “read from Group1 FIFO” mode.
		1	The Group1 conversion result is read out as an 8-bit value in the “read from Group1 FIFO” mode.
1	G1 MODE	0	Group1 Conversion Mode. This bit defines whether the input channels selected for conversion in the Group1 are converted only once, or are continuously converted.  Any operation mode read/write:
			The channels selected for conversion in the Group1 are converted only once.
		1	The channels selected for conversion in the Group1 are converted continuously.
0	FRZ G1	0	Group1 Freeze Enable. This bit allows a Group1 conversion sequence to be frozen if an Event Group or a Group2 conversion is requested. The Group1 conversion is kept frozen until the Event Group or Group2 conversion is active, and continues from where it was frozen once the Event Group or Group2 conversions are completed.  While the Group1 conversion is frozen, the G1 STOP status flag in the ADG1ST register indicates that the Group1 conversions have stopped. This bit gets cleared when the Group1 conversions resume.  Any operation mode read/write:
			Group1 conversions cannot be frozen. All the channels selected for conversion in the Group1 are converted before the ADC can switch over to servicing any other conversion group.
		1	Group1 conversions are frozen whenever there is a request for conversion from Event Group or Group2.

### 19.11.7 ADC Group2 Operating Mode Control Register (ADG2MODECR)

ADC Group2 Operating Mode Control Register (ADG2MODECR) is shown in [Figure 19-23](#) and described in [Table 19-13](#).

**Figure 19-23. ADC Group2 Operating Mode Control Register (ADG2MODECR) [offset = 18h]**

31									24
	Reserved								
	R-0								
23	Reserved								
	No Reset on ChnSel								
	R-0								
15	Reserved								
	R/W-0								
7	6	5	4	3	2	1	0		
Reserved	G2 CHID	OVR G2 RAM IGN	G2 HW TRIG	G2 SBIT	G2 MODE	FRZ EV			
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-13. ADC Group 2 Operating Mode Control Register (ADG2MODECR) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reads return zeros, writes have no effect.
16	No Reset on ChnSel		<p>No Group2 Results Memory Reset on New Channel Select.            This bit determines whether the group2 results' RAM is reset whenever a non-zero value is written to the group2 channel select register.</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>0 Group2 results RAM is reset when a non-zero value is written to group2 channel select register, even if group2 conversions are completed.</li> <li>1 Group2 results RAM is not reset when a non-zero value is written to group2 channel select register, and group2 conversions are completed.</li> </ul> <p>If the group2 conversions are ongoing (active or frozen), then writing a nonzero value to the group2 channel select register will always reset the group2 results RAM.</p>
15-10	Reserved	0	Reads return zeros, writes have no effect.
9-8	G2 DATA FMT		<p>Group2 Read Data Format.</p> <p>This field is only applicable when the ADC module is configured to be in the 12-bit resolution mode. This field is reserved when the module is configured as a 10-bit ADC module.</p> <p>This field determines the format in which the conversion results are read out of the group1 results RAM when using the FIFO interface, that is, when reading from the AD G2 BUFFER or AD G2 EMU BUFFER locations.</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>0 Conversion results are read out in full 12-bit format. This is the default mode.</li> <li>1h Conversion results are read out in 10-bit format. Bits 11–2 of the 12-bit conversion result are returned as the 10-bit conversion result.</li> <li>2h Conversion results are read out in 8-bit format. Bits 11–4 of the 12-bit conversion result are returned as the 8-bit conversion result.</li> <li>3h Reserved. The full 12-bit conversion result is returned if programmed.</li> </ul>
7-6	Reserved	0	Reads return zeros, writes have no effect.

**Table 19-13. ADC Group 2 Operating Mode Control Register (ADG2MODECR) Field Descriptions (continued)**

Bit	Field	Value	Description
5	G2 CHID	0	Enable Channel Id for the Group2 conversion results to be read. This bit only affects the “read from FIFO” mode. The ADC always stores the channel id in the results RAM. Any 16-bit read performed in the “read from RAM” mode will return the 5-bit channel id along with the 10-bit conversion result.
			Any operation mode read/write: Bits 14-10, the channel id field, of the data read from the Group2 results’ FIFO is read as 00000b.
		1	Bits 14-10, the channel id field, of the data read from the Group2 results’ FIFO contains the number of the ADC analog input to which the conversion result belongs.
4	OVR G2 RAM IGN	0	This bit allows the ADC module to overwrite the contents of the Group2 results memory under an overrun condition.  Any operation mode read/write:
			The ADC cannot overwrite the contents of the Group2 results memory. When an overrun of this memory occurs, the software needs to read out all the contents of this memory before the ADC is able to write a new conversion result for the Group2.
		1	When an overrun of the Group2 results memory occurs, the ADC proceeds to overwrite the contents with any new conversion results for the Group2, starting with the first location in this memory.
3	G2 HW TRIG	0	Group2 Hardware Triggered. This bit allows the Group2 to be hardware triggered. The Group2 is software triggered by default. For more details on how to trigger a conversion group, please refer to <a href="#">Section 19.3.6</a> .  Any operation mode read/write:
			The Group2 is software-triggered. A Group2 conversion starts whenever the Group2 channel select register (ADG2SEL) is written with a non-zero value.
		1	The Group2 is hardware-triggered. A Group2 conversion starts whenever the Group2 channel select register has a non-zero value, and the specified hardware trigger occurs. The hardware trigger for the Group2 is specified in the Group2 Trigger Source register (ADG2SRC).
2	G2 SBIT	0	Group2 8-bit result mode.  This field is only applicable when the ADC module is configured to be in the 10-bit resolution mode. This field is reserved when the module is configured as a 12-bit ADC module.  This bit allows the Group2 conversion results to be read out in an 8-bit format. This bit only applies to the “read from FIFO” mode. The lower 2 bits of the 10-bit conversion result are discarded and the upper 8 bits are shifted right two places to form the 8-bit conversion result.  Any operation mode read/write:
			The Group2 conversion result is read out as a 10-bit value in the “read from Group2 FIFO” mode.
		1	The Group2 conversion result is read out as an 8-bit value in the “read from Group2 FIFO” mode.
1	G2 MODE	0	Group2 Conversion Mode. This bit defines whether the input channels selected for conversion in the Group2 are converted only once, or are continuously converted.  Any operation mode read/write:
			The channels selected for conversion in the Group2 are converted only once.
		1	The channels selected for conversion in the Group2 are converted continuously.
0	FRZ G2	0	Group2 Freeze Enable. This bit allows a Group2 conversion sequence to be frozen if an Event Group or a Group1 conversion is requested. The Group2 conversion is kept frozen until the Event Group or Group1 conversion is active, and continues from where it was frozen once the Event Group or Group1 conversions are completed.  While the Group2 conversion is frozen, the G2 STOP status flag in the ADG2ST register indicates that the Group2 conversions have stopped. This bit gets cleared when the Group2 conversions resume.  Any operation mode read/write:
			Group2 conversions cannot be frozen. All the channels selected for conversion in the Group2 are converted before the ADC can switch over to servicing any other conversion group.
		1	Group2 conversions are frozen whenever there is a request for conversion from Event Group or Group1.

### 19.11.8 ADC Event Group Trigger Source Select Register (ADEVSRC)

ADC Event Group Trigger Source Select Register (ADEVSRC) is shown in [Figure 19-24](#) and described in [Table 19-14](#).

**Figure 19-24. ADC Event Group Trigger Source Select Register (ADEVSRC) [offset = 1Ch]**

31	Reserved							8
R-0								
7	Reserved	5	4	3	2	0		
	R-0		EV EDG BOTH	EV EDG SEL		EV SRC		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-14. ADC Event Group Trigger Source Select Register (ADEVSRC) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reads return zeros, writes have no effect.
4	EV EDG BOTH	0	EV Group Trigger Edge Polarity Select. This bit configures the event group to be triggered on both rising and falling edge detected on the selected trigger source. Any operation mode read/write: 0 The conversion is triggered only upon detecting an edge defined by the EV EDGE SEL bit. 1 The conversion is triggered upon detecting either a rising or falling edge.
3	EV EDG SEL	0	Event Group Trigger Edge Polarity Select. This bit determines the polarity of the transition on the selected source that triggers the Event Group conversion. Any operation mode read/write: 0 A high-to-low transition on the selected source will trigger the Event Group conversion. 1 A low-to-high transition on the selected source will trigger the Event Group conversion.
2-0	EV SRC	0-7h	Event Group Trigger Source. Any operation mode read/write: The ADC module allows a trigger source to be selected for the Event Group from up to eight options. These options are device-specific and the device specification must be referred to identify the actual trigger sources.

### 19.11.9 ADC Group1 Trigger Source Select Register (ADG1SRC)

ADC Group1 Trigger Source Select Register (ADG1SRC) is shown in [Figure 19-25](#) and described in [Table 19-15](#).

**Figure 19-25. ADC Group1 Trigger Source Select Register (ADG1SRC) [offset = 20h]**

31	Reserved							8
R-0								
7	Reserved	5	4	3	2	0		
	R-0		G1 EDG BOTH	G1 EDG SEL	G1 SRC		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-15. ADC Group1 Trigger Source Select Register (ADG1SRC) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reads return zeros, writes have no effect.
4	G1 EDG BOTH	0	Group1 Trigger Edge Polarity Select. This bit configures the group1 to be triggered on both rising and falling edge detected on the selected trigger source. Any operation mode read/write: 0 The conversion is triggered only upon detecting an edge defined by the G1 EDGE SEL bit. 1 The conversion is triggered upon detecting either a rising or falling edge.
3	G1 EDG SEL	0	Group1 Trigger Edge Polarity Select. This bit determines the polarity of the transition on the selected source that triggers the Group1 conversion. Any operation mode read/write: 0 A high-to-low transition on the selected source will trigger the Group1 conversion. 1 A low-to-high transition on the selected source will trigger the Group1 conversion.
2-0	G1 SRC	0-7h	Group1 Trigger Source. Any operation mode read/write: The ADC module allows a trigger source to be selected for the Group1 from up to eight options. These options are device-specific and the device specification must be referred to identify the actual trigger sources.

### 19.11.10 ADC Group2 Trigger Source Select Register (ADG2SRC)

ADC Group2 Trigger Source Select Register (ADG2SRC) is shown in [Figure 19-26](#) and described in [Table 19-16](#).

**Figure 19-26. ADC Group2 Trigger Source Select Register (ADG2SRC) [offset = 24h]**

31	Reserved							8
R-0								
7	Reserved	5	4	3	2	0		
	R-0		G2 EDG BOTH	G2 EDG SEL	G2 SRC		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-16. ADC Group2 Trigger Source Select Register (ADG2SRC) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reads return zeros, writes have no effect.
4	G2 EDG BOTH	0	Group2 Trigger Edge Polarity Select. This bit configures the group2 to be triggered on both rising and falling edge detected on the selected trigger source. Any operation mode read/write: 0 The conversion is triggered only upon detecting an edge defined by the G2 EDGE SEL bit. 1 The conversion is triggered upon detecting either a rising or falling edge.
3	G2 EDG SEL	0	Group2 Trigger Edge Polarity Select. This bit determines the polarity of the transition on the selected source that triggers the Group2 conversion. Any operation mode read/write: 0 A high-to-low transition on the selected source will trigger the Group2 conversion. 1 A low-to-high transition on the selected source will trigger the Group2 conversion.
2-0	G2 SRC	0-7h	Group2 Trigger Source. Any operation mode read/write: The ADC module allows a trigger source to be selected for the Group2 from up to eight options. These options are device-specific and the device specification must be referred to identify the actual trigger sources.

### 19.11.11 ADC Event Interrupt Enable Control Register (ADEVINTENA)

ADC Event Group Interrupt Enable Control Register (ADEVINTENA) is shown in [Figure 19-27](#) and described in [Table 19-17](#).

**Figure 19-27. ADC Event Group Interrupt Enable Control Register (ADEVINTENA) [offset = 28h]**

31	Reserved							8				
7	Reserved			4	EV END INT EN	3	Reserved	2	EV OVR INT EN	1	EV THR INT EN	0
	R-0			R/W-0		R-0		R/W-0		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-17. ADC Event Group Interrupt Enable Control Register (ADEVINTENA) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3	EV END INT EN	0	Event Group Conversion End Interrupt Enable. Please refer to <a href="#">Section 19.5.1</a> for more details on the conversion end interrupts. Any operation mode read/write: 0 No interrupt is generated when conversion of all the channels selected for conversion in the Event Group is done. 1 An Event Group conversion end interrupt is generated when conversion of all the channels selected for conversion in the Event Group is done.
2	Reserved	0	Reads return zeros, writes have no effect.
1	EV OVR INT EN	0	Event Group Memory Overrun Interrupt Enable. A memory overrun occurs when the ADC tries to write a new conversion result to the Event Group results memory which is already full. For more details on the overrun interrupts please refer to <a href="#">Section 19.5.3</a> . Any operation mode read/write: 0 No interrupt is generated if an Event Group memory overrun occurs. 1 An Event Group memory overrun interrupt is generated if an Event Group memory overrun condition occurs.
0	EV THR INT EN	0	Event Group Threshold Interrupt Enable. An Event Group threshold interrupt occurs when the programmed Event Group threshold counter counts down to zero. Please refer to <a href="#">Section 19.5.2</a> for more details. Any operation mode read/write: 0 No interrupt is generated if the Event Group threshold counter reaches zero. 1 An Event Group threshold interrupt is generated if the Event Group threshold counter reaches zero.

### 19.11.12 ADC Group1 Interrupt Enable Control Register (ADG1INTENA)

ADC Group1 Interrupt Enable Control Register (ADG1INTENA) is shown in [Figure 19-28](#) and described in [Table 19-18](#).

**Figure 19-28. ADC Group1 Interrupt Enable Control Register (ADG1INTENA) [offset = 2Ch]**

31	Reserved						8
R-0							
7	4	3	2	1	0		
	Reserved	G1 END INT EN	Reserved	G1 OVR INT EN	G1 THR INT EN		
	R-0	R/W-0	R-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-18. ADC Group1 Interrupt Enable Control Register (ADG1INTENA) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3	G1 END INT EN	0	Group1 Conversion End Interrupt Enable. Please refer to <a href="#">Section 19.5.1</a> for more details on the conversion end interrupts. Any operation mode read/write: No interrupt is generated when conversion of all the channels selected for conversion in the Group1 is done.
			A Group1 conversion end interrupt is generated when conversion of all the channels selected for conversion in the Group1 is done.
			2 Reserved 0 Reads return zeros, writes have no effect.
1	G1 OVR INT EN	0	Group1 Memory Overrun Interrupt Enable. A memory overrun occurs when the ADC tries to write a new conversion result to the Group1 results memory which is already full. For more details on the overrun interrupts please refer to <a href="#">Section 19.5.3</a> . Any operation mode read/write: No interrupt is generated if a Group1 memory overrun occurs.
			A Group1 memory overrun interrupt is generated if a Group1 memory overrun condition occurs.
			0 G1 THR INT EN 0 Group1 Threshold Interrupt Enable. A Group1 threshold interrupt occurs when the programmed Group1 threshold counter counts down to zero. Please refer to <a href="#">Section 19.5.2</a> for more details. Any operation mode read/write: No interrupt is generated if the Group1 threshold counter reaches zero.
		1	A Group1 threshold interrupt is generated if the Group1 threshold counter reaches zero.

### 19.11.13 ADC Group2 Interrupt Enable Control Register (ADG2INTENA)

ADC Group2 Interrupt Enable Control Register (ADG2INTENA) is shown in [Figure 19-29](#) and described in [Table 19-19](#).

**Figure 19-29. ADC Group2 Interrupt Enable Control Register (ADG2INTENA) [offset = 30h]**

31	Reserved							8
R-0								
7	Reserved	4	G2 END INT EN	3	Reserved	2	G2 OVR INT EN	1
	R-0		R/W-0		R-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-19. ADC Group2 Interrupt Enable Control Register (ADG2INTENA) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3	G2 END INT EN	0	Group2 Conversion End Interrupt Enable. Please refer to <a href="#">Section 19.5.1</a> for more details on the conversion end interrupts. Any operation mode read/write: 0 No interrupt is generated when conversion of all the channels selected for conversion in the Group2 is done. 1 A Group2 conversion end interrupt is generated when conversion of all the channels selected for conversion in the Group2 is done.
2	Reserved	0	Reads return zeros, writes have no effect.
1	G2 OVR INT EN	0	Group2 Memory Overrun Interrupt Enable. A memory overrun occurs when the ADC tries to write a new conversion result to the Group2 results memory which is already full. For more details on the overrun interrupts please refer to <a href="#">Section 19.5.3</a> . Any operation mode read/write: 0 No interrupt is generated if a Group2 memory overrun occurs. 1 A Group2 memory overrun interrupt is generated if a Group2 memory overrun condition occurs.
0	G2 THR INT EN	0	Group2 Threshold Interrupt Enable. A Group2 threshold interrupt occurs when the programmed Group2 threshold counter counts down to zero. Please refer to <a href="#">Section 19.5.2</a> for more details. Any operation mode read/write: 0 No interrupt is generated if the Group2 threshold counter reaches zero. 1 A Group2 threshold interrupt is generated if the Group2 threshold counter reaches zero.

### 19.11.14 ADC Event Group Interrupt Flag Register (ADEVINTFLG)

ADC Event Group Interrupt Enable Control Register (ADEVINTENA) is shown in [Figure 19-30](#) and described in [Table 19-20](#).

**Figure 19-30. ADC Event Group Interrupt Flag Register (ADEVINTFLG) [offset = 34h]**

31	Reserved							8		
R-0										
7	Reserved	4	3	2	1	0				
	R-0		EV END	EV MEM EMPTY	EV MEM OVERRUN	EV THR INT FLG	R/C-0	R-1	R-0	R/WC-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 19-20. ADC Event Group Interrupt Flag Register (ADEVINTFLG) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3	EV END	0 1	<p>Event Group Conversion End. This bit will be set only if the Event Group conversions are configured to be in the single-conversion mode.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>All the channels selected for conversion in the Event Group have not yet been converted.</li> <li>All the channels selected for conversion in the Event Group have been converted. An Event Group conversion end interrupt is generated, if enabled, when this bit gets set.</li> </ul> <p>This bit can be cleared by any one of the following ways:</p> <ul style="list-style-type: none"> <li>By writing a '1' to this bit</li> <li>By writing a '1' to the Event Group status register bit 0 (EV END)</li> <li>By reading one conversion result from the Event Group results' memory in the "read from FIFO" mode</li> <li>By writing a new set of channels to the Event Group channel select register</li> </ul>
2	EV MEM EMPTY	0 1	<p>Event Group Results Memory Empty. This is a read-only bit; writes have no effect. It is not a source of an interrupt from the ADC module.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>The Event Group results memory is not empty.</li> <li>The Event Group results memory is empty.</li> </ul>
1	EV MEM OVERRUN	0 1	<p>Event Group Memory Overrun. This is a read-only bit; writes have no effect.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>Event Group results memory has not overrun.</li> <li>Event Group results memory has overrun.</li> </ul>
0	EV THR INT FLG	0 1	<p>Event Group Threshold Interrupt Flag.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>The number of conversions completed for the Event Group is smaller than the threshold programmed in the Event Group interrupt threshold register.</li> <li>The number of conversions completed for the Event Group is equal to or greater than the threshold programmed in the Event Group interrupt threshold register.</li> </ul> <p>This bit can be cleared by writing a '1'; writing a '0' has no effect.</p>

### 19.11.15 ADC Group1 Interrupt Flag Register (ADG1INTFLG)

ADC Group1 Interrupt Flag Register (ADG1INTFLG) is shown in [Figure 19-31](#) and described in [Table 19-21](#).

**Figure 19-31. ADC Group1 Interrupt Flag Register (ADG1INTFLG) [offset = 38h]**

31	Reserved							8
R-0								
7	4	3	2	1	0			
Reserved		G1 END	G1 MEM EMPTY	G1 MEM OVERRUN	G1 THR INT FLG			

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 19-21. ADC Group1 Interrupt Flag Register (ADG1INTFLG) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3	G1 END	0 1	<p>Group1 Conversion End. This bit will be set only if the Group1 conversions are configured to be in the single-conversion mode.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>All the channels selected for conversion in the Group1 have not yet been converted.</li> <li>All the channels selected for conversion in the Group1 have been converted. A Group1 conversion end interrupt is generated, if enabled, when this bit gets set.</li> </ul> <p>This bit can be cleared by any one of the following ways:</p> <ul style="list-style-type: none"> <li>By writing a '1' to this bit</li> <li>By writing a '1' to the Group1 status register bit 0 (G1 END)</li> <li>By reading one conversion result from the Group1 results' memory in the "read from FIFO" mode</li> <li>By writing a new set of channels to the Group1 channel select register</li> </ul>
2	G1 MEM EMPTY	0 1	<p>Group1 Results Memory Empty. This is a read-only bit; writes have no effect. It is not a source of an interrupt from the ADC module.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>The Group1 results memory is not empty.</li> <li>The Group1 results memory is empty.</li> </ul>
1	G1 MEM OVERRUN	0 1	<p>Group1 Memory Overrun. This is a read-only bit; writes have no effect.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>Group1 results memory has not overrun.</li> <li>Group1 results memory has overrun.</li> </ul>
0	G1 THR INT FLG	0 1	<p>Group1 Threshold Interrupt Flag.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>The number of conversions completed for the Group1 is smaller than the threshold programmed in the Group1 interrupt threshold register.</li> <li>The number of conversions completed for the Group1 is equal to or greater than the threshold programmed in the Group1 interrupt threshold register.</li> </ul> <p>This bit can be cleared by writing a '1'; writing a '0' has no effect.</p>

### 19.11.16 ADC Group2 Interrupt Flag Register (ADG2INTFLG)

ADC Group2 Interrupt Flag Register (ADG2INTFLG) is shown in [Figure 19-32](#) and described in [Table 19-22](#).

**Figure 19-32. ADC Group2 Interrupt Flag Register (ADG2INTFLG) [offset = 3Ch]**

31	Reserved							8
R-0								
7	4	3	2	1	0			
Reserved	R-0	G2 END	G2 MEM EMPTY	G2 MEM OVERRUN	G2 THR INT FLG			

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 19-22. ADC Group2 Interrupt Flag Register (ADG2INTFLG) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3	G2 END	0 1	<p>Group2 Conversion End. This bit will be set only if the Group2 conversions are configured to be in the single-conversion mode.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>All the channels selected for conversion in the Group2 have not yet been converted.</li> <li>All the channels selected for conversion in the Group2 have been converted. A Group2 conversion end interrupt is generated, if enabled, when this bit gets set.</li> </ul> <p>This bit can be cleared by any one of the following ways:</p> <ul style="list-style-type: none"> <li>By writing a '1' to this bit</li> <li>By writing a '1' to the Group2 status register bit 0 (G2 END)</li> <li>By reading one conversion result from the Group2 results' memory in the "read from FIFO" mode</li> <li>By writing a new set of channels to the Group2 channel select register</li> </ul>
2	G2 MEM EMPTY	0 1	<p>Group2 Results Memory Empty. This is a read-only bit; writes have no effect. It is not a source of an interrupt from the ADC module.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>The Group2 results memory is not empty.</li> <li>The Group2 results memory is empty.</li> </ul>
1	G2 MEM OVERRUN	0 1	<p>Group2 Memory Overrun. This is a read-only bit; writes have no effect.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>Group2 results memory has not overrun.</li> <li>Group2 results memory has overrun.</li> </ul>
0	G2 THR INT FLG	0 1	<p>Group2 Threshold Interrupt Flag.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>The number of conversions completed for the Group2 is smaller than the threshold programmed in the Group2 interrupt threshold register.</li> <li>The number of conversions completed for the Group2 is equal to or greater than the threshold programmed in the Group2 interrupt threshold register.</li> </ul> <p>This bit can be cleared by writing a '1'; writing a '0' has no effect.</p>

### 19.11.17 ADC Event Group Threshold Interrupt Control Register (ADEVTHRINTCR)

ADC Event Group Threshold Interrupt Control Register (ADEVTHRINTCR) is shown in [Figure 19-33](#) and described in [Table 19-23](#).

**Figure 19-33. ADC Event Group Threshold Interrupt Control Register (ADEVTHRINTCR) [offset = 40h]**

31	16	15	9	8	0
Reserved		Sign Extension		EV THR	
R-0		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-23. ADC Event Group Threshold Interrupt Control Register (ADEVTHRINTCR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return zeros, writes have no effect.
15-9	Sign Extension		These bits always read the same as the bit 8 of this register.
8-0	EV THR		<p>Event Group Threshold Counter.</p> <p>Before ADC conversions begin on the Event Group, this field is initialized to the number of conversion results that the Event Group memory should contain before interrupting the CPU. This counter decrements when the ADC module writes a new conversion result to the Event Group results' memory. The counter increments for each read of a conversion result from the Event Group results' memory in the "read from FIFO" mode. The threshold counter is not affected for a direct read from the Event Group results' memory. Also, a simultaneous ADC write and a CPU/DMA read from the Event Group FIFO will leave the threshold counter unchanged. In case of an Event Group Results' memory overrun condition, if new conversion results are not allowed to overwrite the existing memory contents, then the Event Group threshold counter is not decremented.</p> <p>Please refer to <a href="#">Section 19.5.2</a> for more details on the threshold interrupts.</p>

### 19.11.18 ADC Group1 Threshold Interrupt Control Register (ADG1THRINTCR)

ADC Group1 Threshold Interrupt Control Register (ADG1THRINTCR) is shown in [Figure 19-34](#) and described in [Table 19-24](#).

**Figure 19-34. ADC Group1 Threshold Interrupt Control Register (ADG1THRINTCR) [offset = 44h]**

31	16	15	9	8	0
Reserved		Sign Extension		G1 THR	
R-0		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-24. ADC Group1 Threshold Interrupt Control Register (ADG1THRINTCR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return zeros, writes have no effect.
15-9	Sign Extension		These bits always read the same as the bit 8 of this register.
8-0	G1 THR		<p>Group1 Threshold Counter.</p> <p>Before ADC conversions begin on the Group1, this field is initialized to the number of conversion results that the Group1 memory should contain before interrupting the CPU. This counter decrements when the ADC module writes a new conversion result to the Group1 results' memory. The counter increments for each read of a conversion result from the Group1 results' memory in the "read from FIFO" mode. The threshold counter is not affected for a direct read from the group1 results' memory. Also, a simultaneous ADC write and a CPU/DMA read from the Group1 FIFO will leave the threshold counter unchanged. In case of an Group1 Results' memory overrun condition, if new conversion results are not allowed to overwrite the existing memory contents, then the Group1 threshold counter is not decremented.</p> <p>Please refer to <a href="#">Section 19.5.2</a> for more details on the threshold interrupts.</p>

### 19.11.19 ADC Group2 Threshold Interrupt Control Register (ADG2THRINTCR)

The ADC Group2 Threshold Interrupt Control Register (ADG2THRINTCR) is shown in [Figure 19-35](#) and described in [Table 19-25](#).

**Figure 19-35. ADC Group2 Threshold Interrupt Control Register (ADG2THRINTCR) [offset = 48h]**

31	16	15	9	8	0
Reserved			Sign Extension		G2 THR
R-0			R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-25. ADC Group2 Threshold Interrupt Control Register (ADG2THRINTCR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return zeros, writes have no effect.
15-9	Sign Extension		These bits always read the same as the bit 8 of this register.
8-0	G2 THR		<p>Group2 Threshold Counter.</p> <p>Before ADC conversions begin on the Group2, this field is initialized to the number of conversion results that the Group2 memory should contain before interrupting the CPU. This counter decrements when the ADC module writes a new conversion result to the Group2 results' memory. The counter increments for each read of a conversion result from the Group2 results' memory in the "read from FIFO" mode. The threshold counter is not affected for a direct read from the group2 results' memory. Also, a simultaneous ADC write and a CPU/DMA read from the Group2 FIFO will leave the threshold counter unchanged. In case of an Group2 Results' memory overrun condition, if new conversion results are not allowed to overwrite the existing memory contents, then the Group2 threshold counter is not decremented.</p> <p>Please refer to <a href="#">Section 19.5.2</a> for more details on the threshold interrupts.</p>

### 19.11.20 ADC Event Group DMA Control Register (ADEVDMACR)

ADC Event Group DMA Control Register (ADEVDMACR) is shown in [Figure 19-36](#) and described in [Table 19-26](#).

**Figure 19-36. ADC Event Group DMA Control Register (ADEVDMACR) [offset = 4Ch]**

31	25	24	EV BLOCKS	16
Reserved				
R-0			R/W-0	
15				8
Reserved				
R-0				
7	4	3	2	1 0
Reserved		DMA EV END	EV BLK XFER	Reserved EV DMA EN
R-0		R/W-0	R/W-0	R-0 R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-26. ADC Event Group DMA Control Register (ADEVDMACR) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reads return zeros, writes have no effect.
24-16	EV BLOCKS		<p>Number of Event Group Result buffers to be transferred using DMA if the ADC module is configured to generate a DMA request. If the Event Group is configured to use the block transfer mode of the DMA module, then the ADC module generates a DMA request after the Event Group results' memory accumulates EV BLOCKS number of conversion results.</p> <p>This feature is designed to be used in place of the threshold interrupt for the Event Group. As a result, the EV THR field of the Event Group Interrupt Threshold Control Register and the EV BLOCKS field of the Event Group DMA Control Register are the same.</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>No DMA transfer occurs even if EV BLK XFER is set to '1'.</li> <li>One DMA request is generated if the EV BLK XFER is set to '1' and the specified number of Event Group conversion results have been accumulated.</li> </ul>
15-4	Reserved	0	Reads return zeros, writes have no effect.
3	DMA EV END		<p>Event Group Conversion End DMA Transfer Enable.</p> <p>Any operation mode read:</p> <p>ADC module generates a DMA request for each write to the Event group results RAM if EV DMA EN is set.</p> <p>ADC module generates a DMA request when the ADC has completed the conversions for all channels selected for conversion in the event group.</p>
2	EV BLK XFER		<p>Event Group Block DMA Transfer Enable.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>ADC module generates a DMA request for each write to the Event Group memory if EV DMA EN is set.</li> <li>ADC module generates a DMA request when the ADC has written EV BLOCKS number of buffers into the Event Group memory.</li> </ul> <p>If EV BLK XFER bit is set to '1', EV DMA EN bit is ignored and DMA requests will be generated every time the Threshold Counter reaches '0' from a count value of 1.</p>
1	Reserved	0	Reads return zeros, writes have no effect.
0	EV DMA EN		<p>Event Group DMA Transfer Enable.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>ADC module does not generate a DMA request when it writes the conversion result to the Event Group memory.</li> <li>ADC module generates a DMA transfer when the ADC has written to the Event Group memory. The EV BLK XFER bit must be cleared to '0' for this DMA request to be generated.</li> </ul>

### 19.11.21 ADC Group1 DMA Control Register (ADG1DMACR)

ADC Group1 DMA Control Register (ADG1DMACR) is shown in [Figure 19-37](#) and described in [Table 19-27](#).

**Figure 19-37. ADC Group1 DMA Control Register (ADG1DMACR) [offset = 50h]**

31	25	24	16
Reserved	G1 BLOCKS		
R-0	R/W-0		
15			8
Reserved	R-0		
7	4	3	2
Reserved	DMA G1 END	G1 BLK XFER	Reserved
R-0	R/W-0	R/W-0	R-0
			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-27. ADC Group1 DMA Control Register (ADG1DMACR) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reads return zeros, writes have no effect.
24-16	G1 BLOCKS		<p>Number of Group1 Result buffers to be transferred using DMA if the ADC module is configured to generate a DMA request. If the Group1 is configured to use the block transfer mode of the DMA module, then the ADC module generates a DMA request after the Group1 results' memory accumulates G1 BLOCKS number of conversion results.</p> <p>This feature is designed to be used in place of the threshold interrupt for the Group1. As a result, the G1 THR field of the Group1 Interrupt Threshold Control Register and the G1 BLOCKS field of the Group1 DMA Control Register are the same.</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>No DMA transfer occurs even if G1 BLK XFER is set to '1'.</li> <li>One DMA request is generated if the G1 BLK XFER is set to '1' and the specified number of Group1 conversion results have been accumulated.</li> </ul>
15-4	Reserved	0	Reads return zeros, writes have no effect.
3	DMA G1 END		<p>Group1 Conversion End DMA Transfer Enable.</p> <p>Any operation mode read:</p> <p>ADC module generates a DMA request for each write to the group1 results RAM if G1 DMA EN is set.</p> <p>ADC module generates a DMA request when the ADC has completed the conversions for all channels selected for conversion in the group1.</p>
2	G1 BLK XFER		<p>Group1 Block DMA Transfer Enable.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>ADC module generates a DMA request for each write to the Group1 memory if G1 DMA EN is set.</li> <li>ADC module generates a DMA request when the ADC has written G1 BLOCKS number of buffers into the Group1 memory.</li> </ul> <p>If G1 BLK XFER bit is set to '1', G1 DMA EN bit is ignored and DMA requests will be generated every time the Threshold Counter reaches '0' from a count value of 1.</p>
1	Reserved	0	Reads return zeros, writes have no effect.
0	G1 DMA EN		<p>Group1 DMA Transfer Enable.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>ADC module does not generate a DMA request when it writes the conversion result to the Group1 memory.</li> <li>ADC module generates a DMA transfer when the ADC has written to the Group1 memory. The G1 BLK XFER bit must be cleared to '0' for this DMA request to be generated.</li> </ul>

### 19.11.22 ADC Group2 DMA Control Register (ADG2DMACR)

ADC Group2 DMA Control Register (ADG2DMACR) is shown in [Figure 19-38](#) and described in [Table 19-28](#).

**Figure 19-38. ADC Group2 DMA Control Register (ADG2DMACR) [offset = 54h]**

31	25	24	23	22	21	20	19	18	17	16
Reserved				G2 BLOCKS						
R-0							R/W-0			
15				Reserved						8
				R-0						
7		4	3	2	1	0				
Reserved		DMA G2 END	G2 BLK XFER	Reserved		G2 DMA EN				
R-0		R/W-0	R/W-0	R-0		R/W-0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-28. ADC Group2 DMA Control Register (ADG2DMACR) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reads return zeros, writes have no effect.
24-16	G2 BLOCKS		<p>Number of Group2 Result buffers to be transferred using DMA if the ADC module is configured to generate a DMA request. If the Group2 is configured to use the block transfer mode of the DMA module, then the ADC module generates a DMA request after the Group2 results' memory accumulates G2 BLOCKS number of conversion results.</p> <p>This feature is designed to be used in place of the threshold interrupt for the Group2. As a result, the G2 THR field of the Group2 Interrupt Threshold Control Register and the G2 BLOCKS field of the Group2 DMA Control Register are the same.</p> <p>Any operation mode read/write:</p> <ul style="list-style-type: none"> <li>No DMA transfer occurs even if G2 BLK XFER is set to '1'.</li> <li>One DMA request is generated if the G2 BLK XFER is set to '1' and the specified number of Group2 conversion results have been accumulated.</li> </ul>
15-4	Reserved	0	Reads return zeros, writes have no effect.
3	DMA G2 END		<p>Group2 Conversion End DMA Transfer Enable.</p> <p>Any operation mode read:</p> <p>ADC module generates a DMA request for each write to the group2 results RAM if G2 DMA EN is set.</p> <p>ADC module generates a DMA request when the ADC has completed the conversions for all channels selected for conversion in the group2.</p>
2	G2 BLK XFER		<p>Group2 Block DMA Transfer Enable.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>ADC module generates a DMA request for each write to the Group2 memory if G2 DMA EN is set.</li> <li>ADC module generates a DMA request when the ADC has written G2 BLOCKS number of buffers into the Group2 memory.</li> </ul> <p>If G2 BLK XFER bit is set to '1', G2 DMA EN bit is ignored and DMA requests will be generated every time the Threshold Counter reaches '0' from a count value of 1.</p>
1	Reserved	0	Reads return zeros, writes have no effect.
0	G2 DMA EN		<p>Group2 DMA Transfer Enable.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>ADC module does not generate a DMA request when it writes the conversion result to the Group2 memory.</li> <li>ADC module generates a DMA transfer when the ADC has written to the Group2 memory. The G2 BLK XFER bit must be cleared to '0' for this DMA request to be generated.</li> </ul>

### 19.11.23 ADC Results Memory Configuration Register (ADBNDCR)

ADC Results Memory Configuration Register (ADBNDCR) [offset = 0x58] is shown in Figure 19-39 and described in Table 19-29.

**Figure 19-39. ADC Results Memory Configuration Register (ADBNDCR) [offset = 58h]**

31	25	24	16	15	9	8	0
Reserved		BNDA		Reserved		BNDB	
R-0		R/W-0		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-29. ADC Results Memory Configuration Register (ADBNDCR) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reads return zeros, writes have no effect.
24-16	BNDA	0	Buffer Boundary A. These bits determine the memory available for the Event Group conversion results. The memory available is specified in terms of pairs of result buffers. Any operation mode read/write: Event Group conversions are not required. If Event Group conversions are performed with the BNDA value of zero, then the Event Group memory size will default to 1024 words. For proper usage of the ADC results memory, configure the BNDA value to be non-zero and lower than the BNDB value.
			A total of (2 * BNDA) buffers are available in the ADC results memory for storing Event Group conversion results.
		0-1FFh	
15-9	Reserved	0	Reads return zeros, writes have no effect.
8-0	BNDB	0	Buffer Boundary B. These bits specify the number of buffers allocated for the Event Group plus the number of buffers allocated for the Group1. The number of buffer pairs allocated for storing Group1 conversion results can be determined by subtracting BNDA from BNDB. As a result, BNDB must always be specified as greater than or equal to BNDA. Any operation mode read/write: Event Group as well as Group1 conversions are not required.
			A total of 2 * (BNDB - BNDA) buffers are available in the ADC results memory for storing Group1 conversion results.
		0-1FFh	

Please refer to Section 19.3.8 for further details on how the conversion results are stored in the ADC results' RAM.

### 19.11.24 ADC Results Memory Size Configuration Register (ADBNDEND)

ADC Results Memory Size Configuration Register (ADBNDEND) is shown in [Figure 19-40](#) and described in [Table 19-30](#).

**Figure 19-40. ADC Results Memory Size Configuration Register (ADBNDEND) [offset = 5Ch]**

31	17	16	15	3	2	0
Reserved		BUF INIT ACTIVE		Reserved		BNDEND
R-0		R-0		R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-30. ADC Results Memory Size Configuration Register (ADBNDEND) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reads return zeros, writes have no effect.
16	BUF INIT ACTIVE	0	ADC Results Memory Auto-initialization Status.  Any operation mode read/write:  ADC Results Memory is currently not being initialized, and the ADC is available. If this bit is read as '0' after triggering an auto-initialization of the ADC results memory, then the ADC results memory has been completely initialized to zeros. For devices requiring parity checking on the ADC results memory, the parity bit in the results memory will also be initialized according to the parity polarity. The parity polarity as well as the auto-initialization process is controlled by the System module. Please refer to the Architecture User Guide for more details.
			1  ADC results memory is being initialized, and the ADC is not available for conversion.
		0	Reads return zeros, writes have no effect.
2-0	BNDEND	0	Buffer Boundary End. These bits specify the total number of memory buffers available for storing the ADC conversion results. These bits should be programmed to match the number of ADC conversion result buffers required to be used for the application.  Any operation mode read/write:  16 words available for storing ADC conversion results. 32 words available for storing ADC conversion results. 64 words available for storing ADC conversion results. This is the maximum configuration allowed since the device supports 64 buffers each for ADC1 as well as ADC2.
			1h  2h  4h-7h  Reserved. These combinations must not be used.

### 19.11.25 ADC Event Group Sampling Time Configuration Register (ADEVSAMP)

ADC Event Group Sampling Time Configuration Register (ADEVSAMP) is shown in [Figure 19-41](#) and described in [Table 19-31](#).

**Figure 19-41. ADC Event Group Sampling Time Configuration Register (ADEVSAMP) [offset = 60h]**

31	12	11	0
Reserved		EV ACQ	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-31. ADC Event Group Sampling Time Configuration Register (ADEVSAMP) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reads return zeros, writes have no effect.
11-0	EV ACQ		<p>Event Group Acquisition Time. These bits define the sampling window (SW) for the Event Group conversions.</p> <p>SW = EV ACQ + 2 in terms of ADCLK cycles.</p> <p>There are two factors that determine the minimum sampling window value required:</p> <p>First, the ADC module design requires that SW <math>\geq</math> 3 ADCLK cycles.</p> <p>Second, the ADC input impedance necessitates a certain minimum sampling time. This needs to be guaranteed by configuring the EV ACQ value properly considering the frequency of the ADCLK signal. Please refer to the device datasheet to determine the minimum sampling time for this device.</p>

### 19.11.26 ADC Group1 Sampling Time Configuration Register (ADG1SAMP)

ADC Group1 Sampling Time Configuration Register (ADG1SAMP) is shown in [Figure 19-42](#) and described in [Table 19-32](#).

**Figure 19-42. ADC Group1 Sampling Time Configuration Register (ADG1SAMP) [offset = 64h]**

31	12	11	0
Reserved		G1 ACQ	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-32. ADC Group1 Sampling Time Configuration Register (ADG1SAMP) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reads return zeros, writes have no effect.
11-0	G1 ACQ		<p>Group1 Acquisition Time. These bits define the sampling window (SW) for the Group1 conversions.</p> <p>SW = G1 ACQ + 2 in terms of ADCLK cycles.</p> <p>There are two factors that determine the minimum sampling window value required:</p> <p>First, the ADC module design requires that SW <math>\geq</math> 3 ADCLK cycles.</p> <p>Second, the ADC input impedance necessitates a certain minimum sampling time. This needs to be guaranteed by configuring the G1 ACQ value properly considering the frequency of the ADCLK signal. Please refer to the device datasheet to determine the minimum sampling time for this device.</p>

### 19.11.27 ADC Group2 Sampling Time Configuration Register (ADG2SAMP)

ADC Group2 Sampling Time Configuration Register (ADG2SAMP) is shown in [Figure 19-43](#) and described in [Table 19-33](#).

**Figure 19-43. ADC Group2 Sampling Time Configuration Register (ADG2SAMP) [offset = 68h]**

31	12	11	0
Reserved		G2 ACQ	
	R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-33. ADC Group2 Sampling Time Configuration Register (ADG2SAMP) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reads return zeros, writes have no effect.
11-0	G2 ACQ		<p>Group2 Acquisition Time. These bits define the sampling window (SW) for the Group2 conversions. SW = G2 ACQ + 2 in terms of ADCLK cycles.</p> <p>There are two factors that determine the minimum sampling window value required:</p> <p>First, the ADC module design requires that SW <math>\geq</math> 3 ADCLK cycles.</p> <p>Second, the ADC input impedance necessitates a certain minimum sampling time. This needs to be guaranteed by configuring the G2 ACQ value properly considering the frequency of the ADCLK signal. Please refer to the device datasheet to determine the minimum sampling time for this device.</p>

### 19.11.28 ADC Event Group Status Register (ADEVSR)

ADC Event Group Status Register (ADEVSR) is shown in [Figure 19-44](#) and described in [Table 19-34](#).

**Figure 19-44. ADC Event Group Status Register (ADEVSR) [offset = 6Ch]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-34. ADC Event Group Status Register (ADEVSR) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3	EV MEM EMPTY	0	Event Group Results Memory Empty. This bit can be effectively used only when the conversion results are read out of the Event Group results memory in the "read from FIFO" mode. Any operation mode read: 0 The Event Group results memory has valid conversion results. 1 The Event Group results memory is empty, or does not contain any unread conversion results.
2	EV BUSY	0	Event Group Conversion Busy. Any operation mode read: 0 Event Group conversions are neither in progress nor frozen. 1 Event Group conversions are either in progress, or are frozen for servicing some other group. This bit will always be set when the Event Group is configured to be in the continuous conversion mode.
1	EV STOP	0	Event Group Conversion Stopped. Any operation mode read: 0 Event Group conversions are not currently frozen. 1 Event Group conversions are currently frozen.
0	EV END	0	Event Group Conversions Ended. Any operation mode read: 0 Event Group conversions have either not been started or have not yet completed since the last time this status bit was cleared. 1 The conversion for all the channels selected in the Event Group has completed. This bit can be cleared under the following conditions: <ul style="list-style-type: none"><li>• By reading a conversion result from the Event Group results memory in the "read from FIFO" mode.</li><li>• By writing a new value to the Event Group channel select register ADEVSEL.</li><li>• By writing a '1' to this bit.</li><li>• By disabling the ADC module by clearing the ADC EN bit.</li></ul>

### 19.11.29 ADC Group1 Status Register (ADG1SR)

ADC Group1 Status Register (ADG1SR) is shown in [Figure 19-45](#) and described in [Table 19-35](#).

**Figure 19-45. ADC Group1 Status Register (ADG1SR) [offset = 70h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-35. ADC Group1 Status Register (ADG1SR) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3	G1 MEM EMPTY	0	Group1 Results Memory Empty. This bit can be effectively used only when the conversion results are read out of the Group1 results memory in the "read from FIFO" mode. Any operation mode read: 0 The Group1 results memory has valid conversion results. 1 The Group1 results memory is empty, or does not contain any unread conversion results.
2	G1 BUSY	0	Group1 Conversion Busy. Any operation mode read: 0 Group1 conversions are neither in progress nor frozen. 1 Group1 conversions are either in progress, or are frozen for servicing some other group. This bit will always be set when the Group1 is configured to be in the continuous conversion mode.
1	G1 STOP	0	Group1 Conversion Stopped. Any operation mode read: 0 Group1 conversions are not currently frozen. 1 Group1 conversions are currently frozen.
0	G1 END	0	Group1 Conversions Ended. Any operation mode read: 0 Group1 conversions have either not been started or have not yet completed since the last time this status bit was cleared. 1 The conversion for all the channels selected in the Group1 has completed. This bit can be cleared under the following conditions: <ul style="list-style-type: none"><li>• By reading a conversion result from the Group1 results memory in the "read from FIFO" mode.</li><li>• By writing a new value to the Group1 channel select register ADG1SEL.</li><li>• By writing a '1' to this bit.</li><li>• By disabling the ADC module by clearing the ADC EN bit.</li></ul>

### 19.11.30 ADC Group2 Status Register (ADG2SR)

ADC Group2 Status Register (ADG2SR) is shown in [Figure 19-46](#) and described in [Table 19-36](#).

**Figure 19-46. ADC Group2 Status Register (ADG2SR) [offset = 74h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-36. ADC Group2 Status Register (ADG2SR) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3	G2 MEM EMPTY	0	Group2 Results Memory Empty. This bit can be effectively used only when the conversion results are read out of the Group2 results memory in the "read from FIFO" mode. Any operation mode read: 0 The Group2 results memory has valid conversion results. 1 The Group2 results memory is empty, or does not contain any unread conversion results.
2	G2 BUSY	0	Group2 Conversion Busy. Any operation mode read: 0 Group2 conversions are neither in progress nor frozen. 1 Group2 conversions are either in progress, or are frozen for servicing some other group. This bit will always be set when the Group2 is configured to be in the continuous conversion mode.
1	G2 STOP	0	Group2 Conversion Stopped. Any operation mode read: 0 Group2 conversions are not currently frozen. 1 Group2 conversions are currently frozen.
0	G2 END	0	Group2 Conversions Ended. Any operation mode read: 0 Group2 conversions have either not been started or have not yet completed since the last time this status bit was cleared. 1 The conversion for all the channels selected in the Group2 has completed. This bit can be cleared under the following conditions: <ul style="list-style-type: none"><li>• By reading a conversion result from the Group2 results memory in the "read from FIFO" mode.</li><li>• By writing a new value to the Group2 channel select register ADG2SEL.</li><li>• By writing a '1' to this bit.</li><li>• By disabling the ADC module by clearing the ADC EN bit.</li></ul>

### 19.11.31 ADC Event Group Channel Select Register (ADEVSEL)

ADC Event Group Channel Select Register (ADEVSEL) is shown in [Figure 19-47](#) and described in [Table 19-37](#).

**Figure 19-47. ADC Event Group Channel Select Register (ADEVSEL) [offset = 78h]**

31	24	23	0
Reserved		V SEL	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-37. ADC Event Group Channel Select Register (ADEVSEL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return zeros, writes have no effect.
15-0	EV SEL	0 Non-zero	Event Group channels selected. Any operation mode read/write: No ADC input channel is selected for conversion in the Event Group. The channels marked by the bit positions that are set to '1' will be converted in ascending order when the Event Group is triggered.

---

**NOTE: Clearing ADEVSEL During a Conversion**

Writing 0x0000 to ADEVSEL stops the Event Group conversions. This does not cause the ADC Event Group results Memory pointer or the Event Group Threshold Register to be reset.

---

**NOTE: Writing A Non-Zero Value To ADEVSEL During a Conversion**

Writing a new value to ADEVSEL while a Channel in Event Group is being converted results in a new conversion sequence starting immediately with the highest priority channel in the new ADEVSEL selection. This also causes the ADC Event Group Results Memory pointer to be reset so that the memory allocated for storing the Event Group conversion results gets overwritten. Care should be taken to re-program the corresponding Interrupt Threshold Counter or DMA Threshold Counter again so that correct number of conversions happen before a Threshold interrupt or Block DMA request is generated.

---

ADC1 supports up to 24 channels and ADC2 supports up to 16 channels on the microcontroller.

### 19.11.32 ADC Group1 Channel Select Register (ADG1SEL)

ADC Group1 Channel Select Register (ADG1SEL) is shown in [Figure 19-48](#) and described in [Table 19-38](#).

**Figure 19-48. ADC Group1 Channel Select Register (ADG1SEL) [offset = 7Ch]**

31	24	23	0
Reserved		G1 SEL	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-38. ADC Group1 Channel Select Register (ADG1SEL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return zeros, writes have no effect.
15-0	G1 SEL	0 Non-zero	Group1 channels selected. Any operation mode read/write: No ADC input channel is selected for conversion in the Group1. The channels marked by the bit positions that are set to '1' will be converted in ascending order when the Group1 is triggered.

**NOTE: Clearing ADG1SEL During a Conversion**

Writing 0x0000 to ADG1SEL stops the Group1 conversions. This does not cause the ADC Group1 Results Memory pointer or the Group1 Threshold Register to be reset.

**NOTE: Writing A Non-Zero Value To ADG1SEL During a Conversion**

Writing a new value to ADG1SEL while a Channel in Group1 is being converted results in a new conversion sequence starting immediately with the highest priority channel in the new ADG1SEL selection. This also causes the ADC Group1 Results Memory pointer to be reset so that the memory allocated for storing the Group1 conversion results gets overwritten. Care should be taken to re-program the corresponding Interrupt Threshold Counter or DMA Threshold Counter again so that correct number of conversions happen before a Threshold interrupt or Block DMA request is generated.

ADC1 supports up to 24 channels and ADC2 supports up to 16 channels on the microcontroller.

### 19.11.33 ADC Group2 Channel Select Register (ADG2SEL)

ADC Group2 Channel Select Register (ADG2SEL) is shown in [Figure 19-49](#) and described in [Table 19-39](#).

**Figure 19-49. ADC Group2 Channel Select Register (ADG2SEL) [offset = 80h]**

31	24	23	0
Reserved		G2 SEL	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-39. ADC Group2 Channel Select Register (ADG2SEL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return zeros, writes have no effect.
15-0	G2 SEL	0	Group2 channels selected. Any operation mode read/write: No ADC input channel is selected for conversion in the Group2.
		Non-zero	The channels marked by the bit positions that are set to '1' will be converted in ascending order when the Group2 is triggered.

**NOTE: Clearing ADG2SEL During a Conversion**

Writing 0x0000 to ADG2SEL stops the Group2 conversions. This does not cause the ADC Group2 Results Memory pointer or the Group2 Threshold Register to be reset.

**NOTE: Writing A Non-Zero Value To ADG2SEL During a Conversion**

Writing a new value to ADG2SEL while a Channel in Group2 is being converted results in a new conversion sequence starting immediately with the highest priority channel in the new ADG2SEL selection. This also causes the ADC Group2 Results Memory pointer to be reset so that the memory allocated for storing the Group2 conversion results gets overwritten. Care should be taken to re-program the corresponding Interrupt Threshold Counter or DMA Threshold Counter again so that correct number of conversions happen before a Threshold interrupt or Block DMA request is generated.

ADC1 supports up to 24 channels and ADC2 supports up to 16 channels on the microcontroller.

### 19.11.34 ADC Calibration and Error Offset Correction Register (ADCALR)

ADC Calibration and Error Offset Correction Register (ADCALR) is shown in Figure 19-50 and described in Table 19-40.

**Figure 19-50. ADC Calibration and Error Offset Correction Register (ADCALR) [offset = 84h]**

31	12	11	0
Reserved			ADCALR
R-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-40. ADC Calibration and Error Offset Correction Register (ADCALR) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reads return zeros, writes have no effect.
11-0	ADCALR	0-FFFh	<p>ADC Calibration Result and Offset Error Correction Value.            The actual size of the ADCALR field is 12 or 10 bits depending on whether the ADC is configured to have a 12-, or 10-bit resolution respectively.</p> <p>The ADC module writes the results of the calibration conversions to this register. The application is required to use these conversion results and determine the ADC offset error. The application can then compute the correction for the offset error and this correction value needs to be written back to the ADCALR register in the 2's complement form.</p> <p>During normal conversion (when calibration is disabled), the ADCALR register contents are automatically added to each digital output from the ADC core before it is stored in the ADC results memory. For more details on error calibration, please refer to <a href="#">Section 19.8.1</a>.</p>

### 19.11.35 ADC State Machine Status Register (ADSMSTATE)

Figure 19-51 and Table 19-41 describe the ADSMSTATE register.

**Figure 19-51. ADC State Machine Status Register (ADSMSTATE) [offset = 88h]**

31	4	3	0
Reserved			SMSTATE
R-0			R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-41. ADC State Machine Status Register (ADSMSTATE) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3-0	SM STATE		<p>ADC State Machine Current State.            These bits reflect the current state of the state machine and are reserved for use by TI for debug purposes.</p>

### 19.11.36 ADC Channel Last Conversion Value Register (ADLASTCONV)

ADC Channel Last Conversion Value Register (ADLASTCONV) is shown in [Figure 19-52](#) and described in [Table 19-42](#).

**Figure 19-52. ADC Channel Last Conversion Value Register (ADLASTCONV) [offset = 8Ch]**

31	24	23	0
Reserved		LAST CONV	
R-0		R-U	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -U = value after reset is unknown

**Table 19-42. ADC Channel Last Conversion Value Register (ADLASTCONV) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reads return zeros, writes have no effect.
23-0	LAST CONV		ADC Input Channel's Last Converted Value. This register indicates whether the last converted value for a particular input channel was lower or higher than the mid-point of the reference voltage. In other words, this register acts as a digital input register and can be read by the application to determine the digital level at the input pins. This data is only valid for an input channel if it has been converted at least once. Any operation mode read for each bit of this register: 0 A level lower than the midpoint reference voltage was measured at the last conversion for this channel. 1 A level higher than the midpoint reference voltage was measured at the last conversion for this channel.

### 19.11.37 ADC Event Group Results' FIFO Register (ADEVBUFFER)

ADC Event Group Results' FIFO Register (ADEVBUFFER) is shown in [Figure 19-53](#) and described in [Table 19-43](#). As shown, the format of the data read from the AD EV BUFFER locations is different based on whether the ADC module is configured to be a 12-bit or a 10-bit ADC module.

**Figure 19-53. 12-bit ADC Event Group Results' FIFO Register (ADEVBUFFER) [offset = 90h - AFh]**

31	30	21	20	16
EV EMPTY	Reserved			EV CHID
R-1	R-0			R-0
15	12	11		0
Reserved		EV DR		
R-0		R-U		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -U = value after reset is unknown

**Figure 19-54. 10-bit ADC Event Group Results' FIFO Register (ADEVBUFFER) [offset = 90h - AFh]**

31	16
Reserved	
	R-0
15	14
EV EMPTY	EV CHID
R-1	R-0
	EV DR
	R-U
	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -U = value after reset is unknown

**Table 19-43. ADC Event Group Results' FIFO Register (ADEVBUFFER) Field Descriptions**

Bit	Field	Value	Description
	Reserved	0	Reads return zeros, writes have no effect.
	EV EMPTY	0	Event Group FIFO Empty. This bit is applicable only when the "read from FIFO" mode is used for reading the Event Group conversion results. Any operation mode read: 0 The data in the EV DR field of this buffer is valid. 1 The data in the EV DR field of this buffer is not valid and there are no valid data in the Event Group results memory.
	EV CHID	0	Event Group Channel Id. These bits are also applicable only when the "read from FIFO" mode is used for reading the Event Group conversion results. Any operation mode read: 0 The conversion result in the EV DR field of this buffer is from the ADC input channel 0, or the channel id mode is disabled in the Event Group mode control register (ADEVMODECR). 1h-17h The conversion result in the EV DR field of this buffer is from the ADC input channel number denoted by the EV CHID field.
	EV DR		Event Group Digital Conversion Result. The Event Group results' FIFO location is aliased eight times, so that any word-aligned read from the address range 0x90 to 0xAF results in one conversion result to be read from the Event Group results' memory. This allows the ARM LDMIA instruction to read out up to 8 conversion results from the Event Group results' memory with just one instruction.

### 19.11.38 ADC Group1 Results FIFO Register (ADG1BUFFER)

ADC Group1 Results FIFO Register (ADG1BUFFER) is shown in [Figure 19-55](#) and described in [Table 19-44](#). As shown, the format of the data read from the AD G1 BUFFER locations is different based on whether the ADC module is configured to be a 12-bit or a 10-bit ADC module.

**Figure 19-55. 12-bit ADC Group1 Results FIFO Register (ADG1BUFFER) [offset = B0h - CFh]**

31	30	21	20	16
G1 EMPTY	Reserved			G1 CHID
R-1	R-0			R-0
15	12	11		0
Reserved		G1 DR		
R-0		R-U		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -U = value after reset is unknown

**Figure 19-56. 10-bit ADC Group1 Results' FIFO Register (ADG1BUFFER) [offset = B0h - CFh]**

31	16
Reserved	
R-0	
15	14
EV EMPTY	EV CHID
R-1	R-0
	EV DR
	R-U
10	9
	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -U = value after reset is unknown

**Table 19-44. ADC Group1 Results FIFO Register (ADG1BUFFER) Field Descriptions**

Bit	Field	Value	Description
	Reserved	0	Reads return zeros, writes have no effect.
	G1 EMPTY	0	Group1 FIFO Empty. This bit is applicable only when the "read from FIFO" mode is used for reading the Group1 conversion results. Any operation mode read: 0 The data in the G1 DR field of this buffer is valid. 1 The data in the G1 DR field of this buffer is not valid and there are no valid data in the Group1 results memory.
	G1 CHID	0	Group1 Channel Id. These bits are also applicable only when the "read from FIFO" mode is used for reading the Group1 conversion results. Any operation mode read: 0 The conversion result in the G1 DR field of this buffer is from the ADC input channel 0, or the channel id mode is disabled in the Group1 mode control register (ADG1MODECR). 1h-17h The conversion result in the G1 DR field of this buffer is from the ADC input channel number denoted by the G1 CHID field.
	G1 DR		Group1 Digital Conversion Result. The Group1 results' FIFO location is aliased eight times, so that any word-aligned read from the address range 0xB0 to 0xCF results in one conversion result to be read from the Group1 results' memory. This allows the ARM LDMIA instruction to read out up to 8 conversion results from the Group1 results' memory with just one instruction.

### 19.11.39 ADC Group2 Results FIFO Register (ADG2BUFFER)

ADC Group2 Results FIFO Register (ADG2BUFFER) is shown in [Figure 19-57](#) and described in [Table 19-45](#). As shown, the format of the data read from the AD G2 BUFFER locations is different based on whether the ADC module is configured to be a 12-bit or a 10-bit ADC module.

**Figure 19-57. 12-bit ADC Group2 Results FIFO Register (ADG2BUFFER) [offset = D0h - EFh]**

31	30	21	20	16
G2 EMPTY	Reserved			G2 CHID
R-1	R-0			R-0
15	12	11		0
Reserved		G2 DR		
R-0		R-U		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -U = value after reset is unknown

**Figure 19-58. 10-bit ADC Group2 Results' FIFO Register (ADG2BUFFER) [offset = D0h - EFh]**

31	16
Reserved	
R-0	
15	14
EV EMPTY	EV CHID
R-1	R-0
	EV DR
	R-U
10	9
	0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -U = value after reset is unknown

**Table 19-45. ADC Group2 Results FIFO Register (ADG2BUFFER) Field Descriptions**

Bit	Field	Value	Description
	Reserved	0	Reads return zeros, writes have no effect.
	G2 EMPTY	0	Group2 FIFO Empty. This bit is applicable only when the "read from FIFO" mode is used for reading the Group2 conversion results.  Any operation mode read: 0 The data in the G2 DR field of this buffer is valid. 1 The data in the G2 DR field of this buffer is not valid and there are no valid data in the Group2 results memory.
	G2 CHID	0	Group2 Channel Id. These bits are also applicable only when the "read from FIFO" mode is used for reading the Group2 conversion results.  Any operation mode read: 0 The conversion result in the G2 DR field of this buffer is from the ADC input channel 0, or the channel id mode is disabled in the Group2 mode control register (ADG2MODECR). 1h-17h The conversion result in the G2 DR field of this buffer is from the ADC input channel number denoted by the G2 CHID field.
	G2 DR		Group2 Digital Conversion Result.  The Group2 results' FIFO location is aliased eight times, so that any word-aligned read from the address range 0xD0 to 0xEF results in one conversion result to be read from the Group2 results' memory. This allows the ARM LDMIA instruction to read out up to 8 conversion results from the Group2 results' memory with just one instruction.

#### **19.11.40 ADC Event Group Results Emulation FIFO Register (ADEVEMUBUFFER)**

A read from this location also gives out one conversion result from the Event Group results' memory along with the "EV EMPTY" status bit and the optional channel id. However, this read will not affect any of the status flags in the Event Group interrupt flag register or the Event Group status register. This register is useful for debuggers. The offset address for this register is F0h.

#### **19.11.41 ADC Group1 Results Emulation FIFO Register (ADG1EMUBUFFER)**

A read from this location also gives out one conversion result from the Group1 results' memory along with the "G1 EMPTY" status bit and the optional channel id. However, this read will not affect any of the status flags in the Group1 interrupt flag register or the Group1 status register. This register is useful for debuggers. The offset address for this register is F4h.

#### **19.11.42 ADC Group2 Results Emulation FIFO Register (ADG2EMUBUFFER)**

A read from this location also gives out one conversion result from the Group2 results' memory along with the "G2 EMPTY" status bit and the optional channel id. However, this read will not affect any of the status flags in the Group2 interrupt flag register or the Group2 status register. This register is useful for debuggers. The offset address for this register is F8h.

#### **19.11.43 ADC ADEVT Pin Direction Control Register (ADEVTDIR)**

ADC ADEVT Pin Direction Control Register (ADEVTDIR) is shown in [Figure 19-59](#) and described in [Table 19-46](#).

**Figure 19-59. ADC ADEVT Pin Direction Control Register (ADEVTDIR) [offset = FCh]**

31	Reserved	1	0
	R-0		ADEVT DIR R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-46. ADC ADEVT Pin Direction Control Register (ADEVTDIR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	ADEVT DIR	0	ADEVT Pin Direction. Any operating mode read/write: 0 ADEVT is an input pin; the output buffer is disabled. 1 ADEVT is an output pin; the output buffer is enabled.

#### 19.11.44 ADC ADEVT Pin Output Value Control Register (ADEVTOUT)

ADC ADEVT Pin Output Value Control Register (ADEVTOUT) is shown in [Figure 19-60](#) and described in [Table 19-47](#).

**Figure 19-60. ADC ADEVT Pin Output Value Control Register (ADEVTOUT) [offset = 100h]**

31	Reserved	1	0
	R-0	ADEVT OUT	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-47. ADC ADEVT Pin Output Value Control Register (ADEVTOUT) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	ADEVT OUT		ADEVT Pin Output Value. This bit determines the logic level to be output to the ADEVT pin when the pin is configured to be an output pin. Any operating mode read/write: 0 Output logic LOW on the ADEVT pin. 1 Output logic HIGH on the ADEVT pin.

#### 19.11.45 ADC ADEVT Pin Input Value Register (ADEVTIN)

ADC ADEVT Pin Input Value Register (ADEVTIN) is shown in [Figure 19-61](#) and described in [Table 19-48](#).

**Figure 19-61. ADC ADEVT Pin Input Value Register (ADEVTIN) [offset = 104h]**

31	Reserved	1	0
	R-0	ADEVT IN	R-U

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -U = value after reset is unknown

**Table 19-48. ADC ADEVT Pin Input Value Register (ADEVTIN) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	ADEVT IN		ADEVT Pin Input Value. This is a read-only bit which reflects the logic level on the ADEVT pin. Any operating mode read: 0 Logic LOW present on the ADEVT pin. 1 Logic HIGH present on the ADEVT pin.

#### 19.11.46 ADC ADEVT Pin Set Register (ADEVTSET)

ADC ADEVT Pin Set Register (ADEVTSET) is shown in [Figure 19-62](#) and described in [Table 19-49](#).

**Figure 19-62. ADC ADEVT Pin Set Register (ADEVTSET) [offset = 108h]**

31	Reserved	1      0
	R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-49. ADC ADEVT Pin Set Register (ADEVTSET) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	ADEVT SET		ADEVT Pin Set. This bit drives the output of the ADEVT pin high. A read from this bit always returns the current state of the ADEVT pin. Any operating mode read/write: 0      Output value on the ADEVT pin is unchanged. 1      Output logic HIGH on the ADEVT pin, if the pin is configured to be an output pin.

#### 19.11.47 ADC ADEVT Pin Clear Register (ADEVTCLR)

ADC ADEVT Pin Clear Register (ADEVTCLR) is shown in [Figure 19-63](#) and described in [Table 19-50](#).

**Figure 19-63. ADC ADEVT Pin Clear Register (ADEVTCLR) [offset = 10Ch]**

31	Reserved	1      0
	R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-50. ADC ADEVT Pin Clear Register (ADEVTCLR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	ADEVT CLR		ADEVT Pin Clear. A read from this bit always returns the current state of the ADEVT pin. Any operating mode read/write: 0      Output value on the ADEVT pin is unchanged. 1      Output logic LOW on the ADEVT pin, if the pin is configured to be an output pin.

#### 19.11.48 ADC ADEVT Pin Open Drain Enable Register (ADEVTPDR)

ADC ADEVT Pin Open Drain Enable Register (ADEVTPDR) is shown in [Figure 19-64](#) and described in [Table 19-51](#).

**Figure 19-64. ADC ADEVT Pin Open Drain Enable Register (ADEVTPDR) [offset = 110h]**

31	Reserved	1	0
	R-0	ADEVT PDR	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-51. ADC ADEVT Pin Open Drain Enable Register (ADEVTPDR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	ADEVT PDR		ADEVT Pin Open Drain Enable. This bit enables the open-drain capability for the ADEVT pin if it is configured to be an output and a logic HIGH is being driven on to the pin. Any operating mode read/write: 0 Output value on the ADEVT pin is logic HIGH. 1 The ADEVT pin is tristated.

#### 19.11.49 ADC ADEVT Pin Pull Control Disable Register (ADEVTPDIS)

ADC ADEVT Pin Pull Control Disable Register (ADEVTPDIS) is shown in [Figure 19-65](#) and described in [Table 19-52](#).

**Figure 19-65. ADC ADEVT Pin Pull Control Disable Register (ADEVTPDIS) [offset = 114h]**

31	Reserved	1	0
	R-0	ADEVT PDIS	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-52. ADC ADEVT Pin Pull Control Disable Register (ADEVTPDIS) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	ADEVT PDIS		ADEVT Pin Pull Control Disable. This bit enables or disables the pull control on the ADEVT pin if it is configured to be an input pin. Any operating mode read/write: 0 Pull on ADEVT pin is enabled. 1 Pull on ADEVT pin is disabled.

### 19.11.50 ADC ADEVT Pin Pull Control Select Register (ADEVTPSEL)

ADC ADEVT Pin Pull Control Select Register (ADEVTPSEL) is shown in [Figure 19-66](#) and described in [Table 19-53](#).

**Figure 19-66. ADC ADEVT Pin Pull Control Select Register (ADEVTPSEL) [offset = 118h]**

31	Reserved	1	0
	R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-53. ADC ADEVT Pin Pull Control Select Register (ADEVTPSEL) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	ADEVT PSEL		ADEVT Pin Pull Control Select. This bit selects a pull-down or pull-up on the ADEVT pin if it is configured to be an input pin. Any operating mode read/write: 0 Pull down is selected on ADEVT pin. 1 Pull up is selected on ADEVT pin.

### 19.11.51 ADC Event Group Sample Cap Discharge Control Register (ADEVSAMPDISEN)

ADC Event Group Sample Cap Discharge Control Register (ADEVSAMPDISEN) is shown in [Figure 19-67](#) and described in [Table 19-54](#).

**Figure 19-67. ADC Event Group Sample Cap Discharge Control Register (ADEVSAMPDISEN) [offset = 11Ch]**

31	Reserved	16
	R-0	
15	EV SAMP DIS CYC	8      7
	R/W-0	1      0
		Reserved
		R-0
		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-54. ADC Event Group Sample Cap Discharge Control Register (ADEVSAMPDISEN) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return zeros, writes have no effect.
15-8	EV SAMP DIS CYC		Event Group sample cap discharge cycles. These bits specify the duration in terms of ADCLK cycles for which the ADC internal sampling capacitor is allowed to discharge before sampling the input channel voltage.
7-1	Reserved	0	Reads return zeros, writes have no effect.
0	EV SAMP DIS EN		Event Group sample cap discharge enable. Any operation mode read/write: 0 Event Group sample cap discharge mode is disabled. 1 Event Group sample cap discharge mode is enabled. The ADC internal sampling capacitor is connected to the V <sub>REFLO</sub> reference voltage for a duration specified by the EV SAMP DIS CYC field. After this discharge time has expired the selected ADC input channel is sampled and converted normally based on the Event Group settings.

### 19.11.52 ADC Group1 Sample Cap Discharge Control Register (ADG1SAMPDISEN)

ADC Group1 Sample Cap Discharge Control Register (ADG1SAMPDISEN) is shown in [Figure 19-68](#) and described in [Table 19-55](#).

**Figure 19-68. ADC Group1 Sample Cap Discharge Control Register (ADG1SAMPDISEN) [offset = 120h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-55. ADC Group1 Sample Cap Discharge Control Register (ADG1SAMPDISEN) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return zeros, writes have no effect.
15-8	G1 SAMP DIS CYC		Group1 sample cap discharge cycles. These bits specify the duration in terms of ADCLK cycles for which the ADC internal sampling capacitor is allowed to discharge before sampling the input channel voltage.
7-1	Reserved	0	Reads return zeros, writes have no effect.
0	G1 SAMP DIS EN		Group1 sample cap discharge enable. Any operation mode read/write: 0 Group1 sample cap discharge mode is disabled. 1 Group1 sample cap discharge mode is enabled. The ADC internal sampling capacitor is connected to the V <sub>REFLO</sub> reference voltage for a duration specified by the G1 SAMP DIS CYC field. After this discharge time has expired the selected ADC input channel is sampled and converted normally based on the Group1 settings.

### 19.11.53 ADC Group2 Sample Cap Discharge Control Register (ADG2SAMPDISEN)

ADC Group2 Sample Cap Discharge Control Register (ADG2SAMPDISEN) is shown in [Figure 19-69](#) and described in [Table 19-56](#).

**Figure 19-69. ADC Group2 Sample Cap Discharge Control Register (ADG2SAMPDISEN) [offset = 124h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-56. ADC Group2 Sample Cap Discharge Control Register (ADG2SAMPDISEN) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reads return zeros, writes have no effect.
15-8	G2 SAMP DIS CYC		Group2 sample cap discharge cycles. These bits specify the duration in terms of ADCLK cycles for which the ADC internal sampling capacitor is allowed to discharge before sampling the input channel voltage.
7-1	Reserved	0	Reads return zeros, writes have no effect.
0	G2 SAMP DIS EN		Group2 sample cap discharge enable. Any operation mode read/write: 0 Group2 sample cap discharge mode is disabled. 1 Group2 sample cap discharge mode is enabled. The ADC internal sampling capacitor is connected to the V <sub>REFLO</sub> reference voltage for a duration specified by the G2 SAMP DIS CYC field. After this discharge time has expired the selected ADC input channel is sampled and converted normally based on the Group2 settings.

### 19.11.54 ADC Magnitude Compare Interrupt Control Registers (ADMAGINTxCR)

Figure 19-70 and Table 19-57 describe the ADMAGINTxCR registers. The ADC module supports up to three magnitude compare interrupts. These registers are at offset addresses 128h, 130h, and 138h.

**Figure 19-70. ADC Magnitude Compare Interrupt Control Registers (ADMAGINTxCR) [offset = 128h - 138h]**

31	30	26	25	16
Rsvd.	MAG CHIDx			MAG THRx
R-0	R/W-0			R/W-0
15	13	12		8
Reserved			COMP CHIDx	
R-0				
7			2	1 0
	Reserved		CHN/THR COMPx	CMP GE/LTx
	R-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-57. ADC Magnitude Compare Interrupt Control Registers (ADMAGINTxCR) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reads return zeros, writes have no effect.
30-26	MAG CHIDx		These bits specify the channel number from 0 to 31 for which the conversion result needs to be monitored by the ADC.
25-16	MAG THRx		These bits specify the 10-bit compare value which the ADC will use for the comparison with the MAG CHIDx channel's conversion result.
15-16	Reserved	0	Reads return zeros, writes have no effect.
12-8	COMP CHIDx		These bits specify the channel number from 0 to 31 whose last conversion result is compared with the MAG CHIDx channel's conversion result.
7-2	Reserved	0	Reads return zeros, writes have no effect.
1	CHN/THR COMPx	0	Channel OR Threshold comparison. Any operation mode read/write: The ADC module will compare the MAG CHIDx channel's conversion result with the fixed threshold value specified by the MAG THRx field
		1	The ADC module will compare the MAG CHIDx channel's conversion result with the last conversion result for the COMP CHIDx channel. Both the MAG CHIDx and the COMP CHIDx channel must have been converted at least once for the ADC to perform the comparison.
0	CMP GE/LTx	0	"Greater than or equal to" OR "Less than" comparison operator. Any operation mode read/write: The ADC module will check if the conversion result is lower than the reference value (fixed threshold or COMP CHIDx conversion result).
		1	The ADC module will check if the conversion result is greater than or equal to the reference value (fixed threshold or COMP CHIDx conversion result).

### 19.11.55 ADC Magnitude Compare Interruptx Mask Register (ADMAGINTxMASK)

Figure 19-71 and described in Table 19-58 describe the ADMAGINTxMASK registers. There are three such registers for the three magnitude compare interrupts. These are located at address offsets 12Ch, 134h, and 13Ch.

**Figure 19-71. ADC Magnitude Compare Mask Register (ADMAGINTxMASK) [offset = 12Ch - 13Ch]**

31	10	9	0
Reserved		MAG INTx MASK	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-58. ADC Magnitude Compare Mask Register (ADMAGINTxMASK) Field Descriptions**

Bit	Field	Value	Description				
31-10	Reserved	0	Reads return zeros, writes have no effect.				
9-0	MAG INTx MASK		<p>These bits specify the mask for the comparison in order to generate the magnitude compare interrupt # x.</p> <p>Any operation mode read/write:</p> <table> <tr> <td>0</td><td>The ADC module will not mask the corresponding bit for the comparison.</td></tr> <tr> <td>1</td><td>The ADC module will mask the corresponding bit for the comparison.</td></tr> </table>	0	The ADC module will not mask the corresponding bit for the comparison.	1	The ADC module will mask the corresponding bit for the comparison.
0	The ADC module will not mask the corresponding bit for the comparison.						
1	The ADC module will mask the corresponding bit for the comparison.						

### 19.11.56 ADC Magnitude Compare Interrupt Enable Set Register (ADMAGINTENASET)

ADC Magnitude Compare Interrupt Enable Set Register (ADMAGINTENASET) is shown in Figure 19-72 and described in Table 19-59.

**Figure 19-72. ADC Magnitude Compare Interrupt Enable Set Register (ADMAGINTENASET) [offset = 158h]**

31	3	2	0
Reserved		MAG INT ENA SET	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-59. ADC Magnitude Compare Interrupt Enable Set Register (ADMAGINTENASET) Field Descriptions**

Bit	Field	Value	Description				
31-3	Reserved	0	Reads return zeros, writes have no effect.				
2-0	MAG INT ENA SET		<p>Each of these three bits, when set, enable the corresponding magnitude compare interrupt.</p> <p>Any operation mode read/write for each bit:</p> <table> <tr> <td>0</td><td>The enable status of the corresponding magnitude compare interrupt is left unchanged.</td></tr> <tr> <td>1</td><td>The corresponding magnitude compare interrupt is enabled.</td></tr> </table>	0	The enable status of the corresponding magnitude compare interrupt is left unchanged.	1	The corresponding magnitude compare interrupt is enabled.
0	The enable status of the corresponding magnitude compare interrupt is left unchanged.						
1	The corresponding magnitude compare interrupt is enabled.						

### 19.11.57 ADC Magnitude Compare Interrupt Enable Clear Register (ADMAGINTENACLR)

ADC Magnitude Compare Interrupt Enable Clear Register (ADMAGINTENACLR) is shown in [Figure 19-73](#) and described in [Table 19-60](#).

**Figure 19-73. ADC Magnitude Compare Interrupt Enable Clear Register (ADMAGINTENACLR)  
[offset = 15Ch]**

31	Reserved	3	2	0
	R-0			MAG INT ENA CLR R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-60. ADC Magnitude Compare Interrupt Enable Clear Register (ADMAGINTENACLR) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reads return zeros, writes have no effect.
2-0	MAG INT ENA CLR	0	Each of these three bits, when set, enable the corresponding magnitude compare interrupt.
			Any operation mode read/write for each bit:
		1	The enable status of the corresponding magnitude compare interrupt is left unchanged.
			The corresponding magnitude compare interrupt is disabled.

### 19.11.58 ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG)

ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG) is shown in [Figure 19-74](#) and described in [Table 19-61](#).

**Figure 19-74. ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG) [offset = 160h]**

31	Reserved	3	2	0
	R-0			MAG INT FLG R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-61. ADC Magnitude Compare Interrupt Flag Register (ADMAGINTFLG) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reads return zeros, writes have no effect.
2-0	MAG INT FLG	0	Magnitude Compare Interrupt Flags. These bits can be polled by the application to determine if the magnitude compares have been evaluated as true. When a magnitude compare interrupt flag is set, the corresponding magnitude compare interrupt will be generated if enabled.
			Any operation mode, for each bit:
		0	Read: The condition for the corresponding magnitude threshold interrupt was false. Write: The corresponding flag is left unchanged.
		1	Read: The condition for the corresponding magnitude threshold interrupt was true. Write: The corresponding flag is cleared. The flag can also be cleared by reading from the magnitude compare interrupt offset register.

### 19.11.59 ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF)

ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF) is shown in [Figure 19-75](#) and described in [Table 19-62](#).

**Figure 19-75. ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF) [offset = 164h]**

31	4	3	0
Reserved		MAG INT OFF	
R-0		R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 19-62. ADC Magnitude Compare Interrupt Offset Register (ADMAGINTOFF) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reads return zeros, writes have no effect.
3-0	MAG INT OFF		<p>Magnitude Compare Interrupt Offset. This field indexes the currently highest-priority magnitude compare interrupt. Interrupt 1 has the highest priority and interrupt 3 has the lowest priority among the magnitude compare interrupts.</p> <p>Writes to these bits have no effect. A read from this register clears this register as well as the corresponding magnitude compare interrupt flag in the ADMAGINTFLG register. However, a read from this register in emulation mode does not affect this register or the interrupt status flags.</p> <p>Any operation mode read:</p> <ul style="list-style-type: none"> <li>0 No magnitude compare interrupt is pending.</li> <li>1h Magnitude compare interrupt # 1 is pending.</li> <li>2h Magnitude compare interrupt # 2 is pending.</li> <li>3h Magnitude compare interrupt # 3 is pending.</li> <li>4h-Fh Reserved. These combinations do not occur.</li> </ul>

### 19.11.60 ADC Event Group FIFO Reset Control Register (ADEVFIFORESETCR)

ADC Event Group FIFO Reset Control Register (ADEVFIFORESETCR) is shown in [Figure 19-76](#) and described in [Table 19-63](#).

**Figure 19-76. ADC Event Group FIFO Reset Control Register (ADEVFIFORESETCR) [offset = 168h]**

31	1	0
Reserved		EV FIFO RESET
R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-63. ADC Event Group FIFO Reset Control Register (ADEVFIFORESETCR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	EV FIFO RESET		<p>ADC Event Group FIFO Reset. The application can set this bit in case of an overrun condition. This allows the ADC module to overwrite the contents of the Event Group results memory starting from the first location.</p> <p>When this bit is set to '1', the ADC module resets its internal Event Group results memory pointers. Then this bit automatically gets cleared, so that the ADC module allows the Event Group results memory to be overwritten only once each time this bit is set to '1'. As a result, the EV FIFO RESET bit will always be read as a '0'.</p> <p>The EV FIFO RESET bit will only have the desired effect when the Event Group results memory is in an overrun condition. It must be used when the data already available in the results memory can be discarded.</p> <p>If the application needs the Event Group memory to always be overwritten with the latest available conversion results, then the OVR EV RAM IGN bit in the Event Group operating mode control register (ADEVMODECR) needs to be set to '1'.</p>

### 19.11.61 ADC Group1 FIFO Reset Control Register (ADG1FIFORESETCR)

ADC Group1 FIFO Reset Control Register (ADG1FIFORESETCR) is shown in [Figure 19-77](#) and described in [Table 19-64](#).

**Figure 19-77. ADC Group1 FIFO Reset Control Register (ADG1FIFORESETCR) [offset = 16Ch]**

31	Reserved	1	0
	R-0	G1 FIFO RESET	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-64. ADC Group1 FIFO Reset Control Register (ADG1FIFORESETCR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	G1 FIFO RESET	0-1	<p>ADC Group1 FIFO Reset. The application can set this bit in case of an overrun condition. This allows the ADC module to overwrite the contents of the Group1 results memory starting from the first location.</p> <p>When this bit is set to '1', the ADC module resets its internal Group1 results memory pointers. Then this bit automatically gets cleared, so that the ADC module allows the Group1 results memory to be overwritten only once each time this bit is set to '1'. As a result, the G1 FIFO RESET bit will always be read as a '0'.</p> <p>The G1 FIFO RESET bit will only have the desired effect when the Group1 results memory is in an overrun condition. It must be used when the data already available in the results memory can be discarded.</p> <p>If the application needs the Group1 memory to always be overwritten with the latest available conversion results, then the OVR G1 RAM IGN bit in the Group1 operating mode control register (ADG1MODECR) needs to be set to '1'.</p>

### 19.11.62 ADC Group2 FIFO Reset Control Register (ADG2FIFORESETCR)

ADC Group2 FIFO Reset Control Register (ADG2FIFORESETCR) is shown in [Figure 19-78](#) and described in [Table 19-65](#).

**Figure 19-78. ADC Group2 FIFO Reset Control Register (ADG2FIFORESETCR) [offset = 170h]**

31	Reserved	1	0
	R-0	G2 FIFO RESET	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-65. ADC Group2 FIFO Reset Control Register (ADG2FIFORESETCR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return zeros, writes have no effect.
0	G2 FIFO RESET	0-1	<p>ADC Group2 FIFO Reset. The application can set this bit in case of an overrun condition. This allows the ADC module to overwrite the contents of the Group2 results memory starting from the first location.</p> <p>When this bit is set to '1', the ADC module resets its internal Group2 results memory pointers. Then this bit automatically gets cleared, so that the ADC module allows the Group2 results memory to be overwritten only once each time this bit is set to '1'. As a result, the G2 FIFO RESET bit will always be read as a '0'.</p> <p>The G2 FIFO RESET bit will only have the desired effect when the Group2 results memory is in an overrun condition. It must be used when the data already available in the results memory can be discarded.</p> <p>If the application needs the Group2 memory to always be overwritten with the latest available conversion results, then the OVR G2 RAM IGN bit in the Group2 operating mode control register (ADG2MODECR) needs to be set to '1'.</p>

### 19.11.63 ADC Event Group RAM Write Address Register (ADEVRAMWRADDR)

ADC Event Group RAM Write Address Register (ADEVRAMWRADDR) is shown in [Figure 19-79](#) and described in [Table 19-66](#).

**Figure 19-79. ADC Event Group RAM Write Address Register (ADEVRAMWRADDR) [offset = 174h]**

31	9	8	0
Reserved		EV RAM ADDR	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-66. ADC Event Group RAM Write Address Register (ADEVRAMWRADDR) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reads return zeros, writes have no effect.
8-0	EV RAM ADDR		Event Group results memory write pointer. This field shows the address of the location where the next Event Group conversion result will be stored. This is specified in terms of the buffer number.  The application can read this register to determine the number of valid Event Group conversion results available until that time.

### 19.11.64 ADC Group1 RAM Write Address Register (ADG1RAMWRADDR)

ADC Group1 RAM Write Address Register (ADG1RAMWRADDR) is shown in [Figure 19-80](#) and described in [Table 19-67](#).

**Figure 19-80. ADC Group1 RAM Write Address Register (ADG1RAMWRADDR) [offset = 178h]**

31	9	8	0
Reserved		G1 RAM ADDR	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-67. ADC Group1 RAM Write Address Register (ADG1RAMWRADDR) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reads return zeros, writes have no effect.
8-0	G1 RAM ADDR		Group1 results memory write pointer. This field shows the address of the location where the next Group1 conversion result will be stored. This is specified in terms of the buffer number.  The application can read this register to determine the number of valid Group1 conversion results available until that time.

### 19.11.65 ADC Group2 RAM Write Address Register (ADG2RAMWRADDR)

ADC Group2 RAM Write Address Register (ADG2RAMWRADDR) is shown in [Figure 19-81](#) and described in [Table 19-68](#).

**Figure 19-81. ADC Group2 RAM Write Address Register (ADG2RAMWRADDR) [offset = 17Ch]**

31	9	8	0
Reserved		G2 RAM ADDR	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-68. ADC Group2 RAM Write Address Register (ADG2RAMWRADDR) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reads return zeros, writes have no effect.
8-0	G2 RAM ADDR		Group2 results memory write pointer. This field shows the address of the location where the next Group2 conversion result will be stored. This is specified in terms of the buffer number. The application can read this register to determine the number of valid Group2 conversion results available until that time.

### 19.11.66 ADC Parity Control Register (ADPARCR)

ADC Parity Control Register (ADPARCR) is shown in [Figure 19-82](#) and described in [Table 19-69](#).

**Figure 19-82. ADC Parity Control Register (ADPARCR) [offset = 180h]**

31	16
Reserved	
R-0	
15	9    8    7    4    3    0
Reserved	
R-0	TEST
R/WP-0	R-0
R/WP-5h	
PARITY ENA	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 19-69. ADC Parity Control Register (ADPARCR) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reads return zeros, writes have no effect.
8	TEST		This bit maps the parity bits into the ADC results' RAM frame so that the application can access them. Any operation mode read, privileged mode write: 0 The parity bits are not memory-mapped. 1 The parity bits are memory mapped.
7-4	Reserved	0	Reads return zeros, writes have no effect.
3-0	PARITY ENA		Enable/disable parity checking. These bits enable/disable the parity check on read operations and the parity calculation on write operations to the ADC results memory. If parity checking is enabled and a parity error is detected the ADC module sends a parity error signal to the System module. Any operation mode read, privileged mode write: 5h Parity check is disabled. Any other Parity check is enabled.

### 19.11.67 ADC Parity Error Address Register (ADPARADDR)

ADC Parity Error Address Register (ADPARADDR) is shown in Figure 19-83 and described in Table 19-70.

**Figure 19-83. ADC Parity Error Address Register (ADPARADDR) [offset = 184h]**

31								16
				Reserved				
				R-0				
15	12	11				2	1	0
Reserved				ERROR ADDRESS			Reserved	
R-0				R-II			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -U = value after reset is unknown

**Table 19-70. ADC Parity Error Address Register (ADPARADDR) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reads return zeros, writes have no effect.
11-2	ERROR ADDRESS		These bits hold the address of the first parity error generated in the ADC results' RAM. This error address is frozen from being updated until it is read by the application. In emulation mode, this address is maintained frozen even when read.
1-0	Reserved	0	Reads return zeros, writes have no effect. Reading [11:0] provides the 32-bit aligned address.

### 19.11.68 ADC Power-Up Delay Control Register (ADPWRUPDLYCTRL)

[Figure 19-84](#) and [Table 19-71](#) describe the ADPWRDLYCTRL register.

**Figure 19-84. ADC Power-Up Delay Control Register (ADPWRUPDLYCTRL) [offset = 188h]**

31		10	9	0
Reserved		R-0	PWRUP DLY	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-71. ADC Power-Up Delay Control Register (ADPWRUPDLYCTRL) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reads return zeros, writes have no effect.
9-0	PWRUP DLY		This register defines the number of VCLK cycles that the ADC state machine has to wait after releasing the ADC core from power down before starting a new conversion. Please refer to <a href="#">Section 19.8.3</a> for more details.

## ***High-End Timer (N2HET) Module***

This chapter provides a general description of the High-End Timer (N2HET). The N2HET is a software-controlled timer with a dedicated specialized timer micromachine and a set of 30 instructions. The N2HET micromachine is connected to a port of up to 32 input/output (I/O) pins.

---

**NOTE:** This chapter describes a superset implementation of the N2HET module that includes features and functionality that require DMA. Since not all devices have DMA capability, consult your device-specific datasheet to determine the applicability of these features and functions to your device being used.

---

Topic	Page
<b>20.1 Features .....</b>	<b>763</b>
<b>20.2 N2HET Functional Description .....</b>	<b>768</b>
<b>20.3 Angle Functions .....</b>	<b>797</b>
<b>20.4 N2HET Control Registers .....</b>	<b>801</b>
<b>20.5 Instruction Set .....</b>	<b>826</b>

## 20.1 Features

- Programmable timer for input and output timing functions
- Reduced instruction set (30 instructions) for dedicated time and angle functions
- Up to maximum of 128 96-bit words of instruction RAM protected by parity. Check your datasheet for the actual number of words implemented.
- User defined configuration of 25-bit virtual counters for timer, event counters and angle counters
- 7-bit hardware counters for each pin allow up to 32-bit resolution in conjunction with the 25-bit virtual counters
- Up to 32 pins usable for input signal measurements or output signal generation
- Programmable suppression filter for each input pin with adjustable suppression window
- Low CPU overhead and interrupt load
- Efficient data transfer to or from the CPU memory with dedicated High-End-Timer Transfer Unit (HTU) or DMA
- Diagnostic capabilities with different loopback mechanisms and pin status readback functionality
- Hardware Angle Generator (HWAG) - (more information will be available in future User's Guide Revision)

### 20.1.1 Overview

The N2HET is a fifth-generation Texas Instruments (TI) advanced intelligent timer module. It provides an enhanced feature set compared to previous generations.

This timer module provides sophisticated timing functions for real-time applications such as engine management or motor control. The high resolution hardware channels allow greater accuracy for widely used timing functions such as period and pulse measurements, output compare, and PWMs.

The reduced instruction set, based mostly on very simple, but comprehensive instructions, improves the definition and development cycle time of an application and its derivatives. The N2HET breakpoint feature, combined with various stop capabilities, makes the N2HET software application easy to debug.

#### 20.1.1.1 Major Advantages

In addition to classic time functions such as input capture or multiple PWMs, higher-level time functions can be easily implemented in the timer program main loop. Higher-level time functions include angle driven wave forms, angle- and time-driven pulses, and input pulse width modulation (PWM) duty cycle measurement.

Because of these high-level functions, data exchanges with the CPU are limited to the fundamental parameters of the application (periods, pulse widths, angle values, etc.); and the real-time constraints for parameter communication are dramatically minimized; for example, few interrupts are required and asynchronous parameter updates are allowed.

The reduced instruction set and simple execution flow control make it simple and easy to develop and modify programs. Simple algorithms can embed the entire flow control inside the N2HET program itself. More complex algorithms can take advantage of the CPU access to the N2HET RAM. With this, the CPU program can make calculations and can modify the timer program flow by changing the data and control fields of the N2HET RAM. CPU access to the N2HET RAM also improves the debug and development of timer programs. The CPU program can stop the N2HET and view the contents of the program, control, and data fields that reside in the N2HET RAM.

Finally, the modular structure provides maximum flexibility to address a wide range of applications. The timer resolution can be selected from two cascaded prescalers to adjust the loop resolution and HR clocks. The 32 I/O pins can provide any combination of input, period or pulse capture, and output compare, including high resolution for each channel.

### 20.1.1.2 Timer Module Structure and Execution

The timer consists of a specialized micromachine that operates a reduced instruction set. Two 25-bit registers and three 32-bit registers are available to manipulate information such as time, event counts, and angle values. System performance is improved by a wide instruction format (96 bits) that allows the N2HET to fetch the instructional operation code and data in one system cycle, thus increasing the speed at which data can be processed. The typical operations performed in the ALU are additions (count), compares, and magnitude compares (higher or same).

Each instruction is made up of a 32-bit program field, a 32-bit control field and a 32-bit data field. The N2HET execution unit fetches the complete 96-bit instruction in one cycle and executes it. All instructions include a 9-bit field for specifying the address of the next instruction to be executed. Some instructions also include a 9-bit conditional address, which is used as the next address whenever a particular condition is true. This makes controlling the flow of an N2HET program inexpensive; in many cases a separate branch instruction is not required.

The interface to the host CPU is based on both communication memory and control registers. The communication memory includes timer instructions (program and data). This memory is typically initialized by the CPU or DMA after reset before the timer starts execution. Once the timer program is loaded into the memory, the CPU starts the timer execution, and typically data parameters are then read or written into the timer memory. The control registers include bits for selecting timer clock, configuring I/O pins, and controlling the timer module.

The programmer implements timer functions by combining instructions in specific sequences. For instance, a single count (CNT) instruction implements a timer. A simple PWM generator can be implemented with a two instruction sequence: CNT and compare (ECMP or MCMP). A complex time function may include many instructions in the sequence. The total timer program is a set of instructions executed sequentially, one after the other. Reaching the end, the program must roll to the first instruction so that it behaves as a loop. The time for a loop to execute is referred to as a *loop resolution clock cycle* or *loop resolution period (LRP)*. When the N2HET rolls over to the first instruction, the timer waits for the loop resolution clock to restart the execution of the loop to ensure that only one loop is executed for each loop resolution clock.

The longest path through an N2HET program must be completed within the loop resolution clock (LRP). Otherwise, the program will execute unpredictably because some instructions will not be executed each time through the loop. This effect creates a strong link between the accuracy of the timer functions and the number of functions (the number of instructions) the timer can perform. High resolution (HR) hardware timer extensions are available for each of the N2HET pins to help overcome this limitation.

The high resolution hardware timers operate from the *high resolution clock*, which may be configured for frequency multiples between 2 and 128 times the loop resolution clock frequency. This extending the resolution of timer events and measurements well beyond what is possible with only loop resolution instructions.

Most of the commonly used N2HET instructions can operate either at loop resolution or high resolution; with the restriction that for each pin at most one high resolution instruction can be executed per loop resolution period.

Certain instructions (MOV32, ADM32, ...) can modify the data fields of other instructions. This feature enables the N2HET program to implement double buffering on capture and compare functions. For example, an ECMP compare instruction can be followed by a MOV32 instruction that is conditionally executed when the ECMP instruction matches. The host CPU can update the next compare value by writing asynchronously to the data field of the MOV32 instruction instead of writing directly to the data field of the ECMP instruction. The copy from the buffer (MOV32 data field) to the compare register (ECMP data field) will occur when the MOV32 instruction is actually executed which occurs after the ECMP instruction matches its current compare value. This is the same behavior as one would expect from a double buffered hardware compare register.

Other instructions (MOV64, RADM64) can modify both the control and data fields of other instructions. This allows the N2HET to implement toggle functionality. For example, an ECMP instruction can be followed by a pair of MOV64 instructions. The MOV64 instruction updates the data field of the ECMP instruction to implement the double buffering behavior. But it also updates the control field of the ECMP instruction which allows it to change things like pin action and the conditional address. If one MOV64 instruction configures the ECMP pin action to SET while the second changes it to CLEAR, and the two MOV64 instructions update the conditional address to point to each other, then a single ECMP instruction can be used to toggle a pin each time the compare match occurs.

#### 20.1.1.3 Performance

Most instructions execute in one cycle, but a few take two or three cycles.

The N2HET can generate many complex output waveforms without CPU interrupts. Where special algorithms are needed following a specific event (for example, missing teeth or a short/long input signal), a minimal number of interrupts to the CPU are needed freeing the CPU for other tasks.

#### 20.1.1.4 N2HET Compared to NHET

N2HET Enhancements from NHET include:

- Eight new instructions: ADD, ADC, SUB, SBB, AND, OR, XOR, RCNT
- Full set of ALU flags Carry (C), Negative (N), Zero (Z), Overflow (V)
- Branch instruction (BR) extended to support signed and unsigned arithmetic comparison conditions
- Two additional 32-bit temporary working registers R, S.
- New HETAND register for AND-Sharing of High Resolution structure between pairs of pins
- Improved high resolution PCNT instruction

#### 20.1.1.5 NHET and N2HET Compared to HET

Compared to the HET module, the N2HET contains all of the enhancements described in [Section 20.1.1.4](#) plus the following additional enhancements:

- New Interrupt Enable Set and Clear registers
- Capability to generate requests to the DMA module or the HET Transfer Unit (HTU) including new Request Enable Set and Clear registers
- NHET RAM parity error detection
- Suppression filters for each of the 32 I/O channel and control register to configure the limiting frequency and counter clock
- Enhanced edge detection hardware that does not rely on the previous bit field in the control word of the NHET instruction.
- The next, conditional and remote addresses are extended from 8 to 9 bits
- The loop resolution data fields are extended from 20 to 25 bits
- The high resolution data fields are extended from 5 to 7 bits
- Instructions with an adequate condition are able to specify the number of the request line, which triggers either the HET Transfer Unit (HTU) or the DMA module
- The CNT instruction provides a bit, which allows to configure either an equal comparison or a greater or equal comparison when comparing the selected register value with the Max-value
- The MOV32 instruction provides a new bit. If set to one the MOV32 will only perform the move, when the Z-flag is set. If set to zero the MOV32 will perform the move whenever it is executed (independent on the state of the Z-flag)
- There is a new instruction WCAPE, which is a combination of a time stamp and an edge counter
- New Open Drain, Pull Disable, and Pull Select registers

#### 20.1.1.6 Instructions Features

The N2HET has the following instructions features:

- N2HET uses a RISC-based specialized timer micromachine to carry out a set of 30 instructions
- Instructions are implemented in a Very Long Instruction Word (VLIW) format (96 bits wide)
- The N2HET program execution is self-driven by external or internal events, branching to special routines based on input edges or output compares
- Instructions point to the next instruction executed, eliminating the need for a program counter
- Several instructions can change the program flow based on internal or external conditions


#### 20.1.1.7 Program Usage

The N2HET instructions/program can be assembled with the N2HET assembler. The assembler generates a C-structure which can be included into the main application program. The application has to copy the content of the structure into the N2HET RAM, set up necessary registers and start the N2HET program execution. In addition to the C-structure, the assembler generates also a header file which makes it easy for the main application to access the different instructions and change for example the duty cycle of a PWM or read out the captured value of a specific signal edge.

#### 20.1.2 Block Diagram

The N2HET module (see [Figure 20-1](#)) comprises four separate components:

- Host interface
- N2HET RAM
- Specialized timer micromachine
- I/O control (the N2HET is attached to an I/O port of up to 32 pins)

**Figure 20-1. N2HET Block Diagram**


## 20.2 N2HET Functional Description

The N2HET contains RAM into which N2HET code is loaded. The N2HET code is run by the specialized timer micromachine. The host interface and I/O control provide an interface to the CPU and external pins respectively.


### 20.2.1 Specialized Timer Micromachine

The N2HET has its own instruction set, detailed in [Section 20.5.1](#). The timer micromachine reads each instruction from the N2HET RAM. The program and control fields contain the instructions for how the specialized timer micromachine executes the command. For most instructions, the data field stores the information that needs to be manipulated.

The specialized timer micromachine executes the instructions stored in the N2HET RAM sequentially. The N2HET program execution is self-driven by external or internal events. This means that input edges or output compares may force the program to branch to special routines using a conditional address.

[Figure 20-2](#) shows some of the major operations that the N2HET can carry out, namely compares, captures, angle functions, additions, and shifts. The N2HET contains five registers (A, B, R, S, and T) used to hold compare or counter values and are used by the N2HET instructions. Data may be taken from the registers or the data field for manipulation; likewise, the data may be returned to the registers or the data field.

**Figure 20-2. Specialized Timer Micromachine**



### 20.2.1.1 Time Slots and Resolution Loop

Each instruction requires a specific number of cycles or time slots to execute. The resolution specified in the prescaler bitfields determines the timer accuracy. All input captures, event counts, and output compares are executed once in each resolution loop. HR captures and compares are possible (up to N2HET clock accuracy) on the HR I/O pins. For more information about the HR I/O structure, see [Section 20.2.5](#).

### 20.2.1.2 Program Loop Time


The program loop time is the sum of all cycles used for instruction execution. This time may vary from one loop to another if the N2HET program includes conditionally executed instructions.

The timer program restarts on every resolution loop. The start address is fixed at N2HET RAM address 00h. The longest path through a program must fit within one loop resolution period to guarantee complete accuracy.

The last instruction of a program must branch back to the fixed start address (next program address=00h). When an N2HET program branches back to address 00h before the end of a loop resolution period, the N2HET detects this and pauses instruction execution until the beginning of the next loop resolution period.

The timing diagram below illustrates the program flow execution.

**Figure 20-3. Program Flow Timings**



### 20.2.1.3 Instruction Execution Sequence

The execution of a N2HET program begins with the first occurrence of the loop resolution clock, after the N2HET is turned on. At the first and subsequent occurrences of the loop resolution, the instruction at location address 00h is prefetched. The program execution begins at the occurrence of the loop resolution clock and continues executing the instructions until the program branches to 00h location. The instruction is prefetched at location 00h and execution flag is reset. The N2HET pauses instruction execution until the occurrence of the loop resolution clock and resumes normal execution.

N2HET programs must be written so that they complete execution and return to address 00h before the occurrence of the next loop resolution clock. If the N2HET program exceeds this execution time limit, then a program overflow condition occurs as described in [Section 20.2.1.4](#).


### 20.2.1.4 Program Overflow Condition

If the number of time slots used in a program loop exceeds the number available time slots in one loop resolution, the timer sets the program overflow interrupt flag located in the HETEXC2 register. To maintain synchronization of the I/Os, this condition should never be allowed to occur in a normal operation. The HETEXC2.PRGMOVRFLFLAG flag provides a mechanism for checking that the condition does not occur during the debug and validation phases.

As [Figure 20-4](#) illustrates, when a program overflow occurs, the currently executing N2HET program sequence is interrupted and restarted at N2HETaddress 0 for the beginning of the next loop resolution clock period. Also, HETEXC2.PRGMOVRFLFLAG is set.

If the instruction that caused the overflow (instruction at address 0xC in [Figure 20-4](#)) has any pin actions selected, these pin actions will not be performed. However other actions of the instruction including register and RAM updates will still be performed.

**Figure 20-4. Use of the Overflow Interrupt Flag (HETEXC2)**



#### 20.2.1.5 Architectural Restrictions on N2HET Programs

Certain architectural restrictions apply to N2HET programs:

1. The size of an N2HET program must be greater than one instruction.
2. An extra wait state is incurred by any instruction that modifies a field in the next instruction to be executed.
3. Only one instruction (using high resolution) is allowed per high resolution pin.
4. Consecutive break points are not supported. Instructions with break points must have at least a distance of two instructions (for example, at addresses 1, 3, 5, 7, and so on, assuming the program executes linearly)

**NOTE:** While it would be unusual to code an N2HET program that is only one instruction long, it is trivial to modify such a program to meet the requirement of restriction 1. Simply add a second instruction to the program, which may be a simple branch to zero.


To enforce restriction 3, the high resolution pin structures respond only to the first instruction that is executed matching their pin number with hr\_lr=HIGH, regardless of whether or not the en\_pin\_action field is ON. Subsequent instructions are ignored by the high resolution pin structure for the remainder of the loop resolution period.

#### 20.2.1.6 Multi-Resolution Scheme

The N2HET has the capability to virtually extend the counter width by executing instructions only once every N loop resolution periods. This decreases the timer resolution, but extends the counter range which may be useful when generating or measuring slow signals. [Figure 20-5](#) illustrates how a multi-resolution scheme may be implemented in an N2HET program. An unconditional Branch instruction and an index sequence, using a MOV64 instruction in each low resolution loop, is required to control this particular program flow.

**NOTE:** HR instructions must be placed in the main (full resolution) loop to ensure proper operation.

**Figure 20-5. Multi-Resolution Operation Flow Example**



#### 20.2.1.7 Debug Capability

The N2HET supports breakpoints to allow you to more easily debug your N2HET program. [Figure 20-6](#) provides an illustration of the breakpoint mechanism.

The steps to enable an N2HET breakpoint are:

1. Make sure the device nTRST pin is high, since N2HET breakpoints are disabled whenever this pin is low. (Normally this is handled automatically when a JTAG debugger is attached).
2. Attach a JTAG debugger and connect to the device that has been already programmed with the N2HET code that needs to be debugged. (downloading to on-chip flash is outside the scope of this section).
3. Execute the CPU program at least until the point where the N2HET program RAM has been initialized by the CPU.
4. Open a memory window in the N2HET registers.
5. Make sure NHETEXC2.DEBUGSTATUSFLAG is cleared.
6. Open a memory window on the N2HET RAM
7. Set bit 22 in the program field of the instruction(s) on which you wish to break. Note that this instruction will be executed **before** the N2HET is halted - slightly different from how CPU breakpoints behave.
8. Make sure the CPU and N2HET are running, if they are halted then restart the CPU through the JTAG emulator (N2HET will start when the CPU starts).
9. Both the CPU and N2HET will halt when breakpoint is reached.

When the N2HET is halted, its state machines are frozen but all of the N2HET control registers can be accessed through the JTAG emulator interface.


The current N2HET instruction address can be inspected by reading the HETADDR register; this should be pointing to the instruction that caused the breakpoint.

The N2HET internal working registers (A,B,R,S,T) are not directly visible through the JTAG emulator interface. If the content of these registers needs to be inspected, it is best to add an instruction like MOV32 which copies the register value to the N2HET RAM. This RAM location can be inspected when the N2HET halts.

To restart execution of both the CPU and the N2HET from the halted state:

1. Clear NHETEXC2.DEBUGSTATUSFLAG.
2. Clear bit 22 in the program field of the instruction on which the breakpoint was reached.
3. Restart the CPU through the normal JTAG emulator procedure ('Run' or 'Go'). The N2HET will automatically start executing when it sees that the CPU has exited the debug state.

**Figure 20-6. Debug Control Configuration**



**NOTE:** Consecutive break points are not supported. Instructions with break points must have at least a distance of two instructions (for example, at N2HET addresses 1, 3, 5, 7, and so on)

### 20.2.2 N2HET RAM Organization

The N2HET RAM is organized into two sections. The first contains the N2HET program itself. The second contains parity protection bits for the N2HET program.

Each N2HET instruction is 96-bits wide but aligned to a 128-bit boundary. Instructions consist of three 32-bit fields: Program, Control, and Data. Instructions are separated by a fourth unimplemented address to force alignment to 128-bit boundaries.

The integrity of the N2HET program can be protected by Parity. Parity protection is enabled through the N2HET Parity Control Register (HETPCR).

Table 20-1 shows the base addresses for N2HET RAM and N2HET Parity RAM.

**Table 20-1. N2HET RAM Base Addresses**

N2HET1 Base Address	N2HET2 Base Address	Memory
0xFF46_0000	0xFF44_0000	N2HET Instruction RAM (Program/Control/Data)
0xFF46_2000	0xFF44_2000	N2HET Parity RAM

### 20.2.2.1 N2HET RAM Banking

Because the CPU must make updates to the N2HET RAM while the N2HET is executing, for example to update the duty cycle value of a PWM, it is important to understand how the N2HET RAM organization facilitates simultaneous accesses by both the HOST CPU and the N2HET.

The N2HET RAM is implemented as 4 banks of 96-bit wide two port RAM. This means that there are a total of 8 ports available; four read and four write. Normally the N2HET will use up two of these ports at a time. One read port is used to allow the N2HET to prefetch the next N2HET instruction while a write port may be used to update the data or control fields that have changed as a result of executing the current instruction.

N2HET accesses to its own internal RAM are given priority over accesses from an external host (CPU or DMA), this makes N2HET program execution deterministic which is a critical requirement for a timer.

Most N2HET instructions execute in a single cycle. Cases where a wait state impacts the N2HET program execution time are:

- The current N2HET instruction writes data back to the next N2HET in the execution sequence.
- The external host reads from an N2HET instruction where the automatic read-clear option is set, while the N2HET is executing from/on the same address (See [Section 20.2.4.3](#)).

Except for the case of automatic read-clear, the external host is stalled when the host and N2HET have a bank conflict. However this will typically only result in a stall of one cycle, due to the N2HET bank ordering which is organized on the N2HET Address least significant bit boundaries (See [Table 20-2](#)).

Assuming most of the N2HET program executes linearly through the N2HET Address space; if a bank conflict does exist it is usually resolved in the next cycle as the N2HET program moves to the next bank. N2HET programmers should avoid writing a program that accesses the same bank of N2HET RAM on every cycle, as this could lock the external host out of the N2HET memory completely.

[Table 20-2](#) describes the N2HET memory map, as viewed by the N2HET as well as from the memory space of the host CPU and DMA.

**Table 20-2. N2HET RAM Bank Structure**

N2HET Address	Host CPU or DMA Address Space					N2HET RAM Bank
	Program Field Address	Control Field Address	Data Field Address	Reserved Address		
000h	XX0000h	XX0004h	XX0008h	XX000Ch		A
001h	XX0010h	XX0014h	XX0018h	XX001Ch		B
002h	XX0020h	XX0024h	XX0028h	XX002Ch		C
003h	XX0030h	XX0034h	XX0038h	XX003Ch		D
004h	XX0040h	XX0044h	XX0048h	XX004Ch		A
:	:	:	:	:		:
03Fh	XX03F0h	XX03F4h	XX03F8h	XX03FCh		D
040h	XX0400h	XX0404h	XX0408h	XX040Ch		A
:	:	:	:	:		:
1FFh	XX1FF0h	XX1FF4h	XX1FF8h	XX1FFCh		D

---

**NOTE:** The external host interface supports any access size for reads, but only 32-bit writes to the N2HET RAM are supported. Reserved addresses should not be accessed, the result of doing so is indeterminate.

---

### 20.2.2.2 Parity Checking

The N2HET module can detect parity errors in N2HET RAM. As described in [Section 20.2.2](#) the N2HET allows 32-bit writes only. Therefore N2HET RAM parity checking is implemented using one parity bit per 32-bit field in N2HET RAM.

Even or odd parity selection for N2HET parity detection can be configured in the system module. Parity calculation and checking can be enabled/disabled by a 4-bit key in HETPCR.

During a read access to the N2HET RAM, the parity is calculated based on the data read from the RAM and compared with the good parity value stored in the parity bits. The parity check is performed when the N2HET execution unit makes a read access to N2HET RAM, but also when a different master (for example, CPU, HTU, DMA) performs the read access. If any 32-bit-word fails the parity check then an error is signaled to the ESM module. The N2HET address, which generated the error is detected and is captured in HETPAR for host system debugging. The address is frozen from being updated until it is read by the bus master.

The N2HET execution unit reads the instructions, which are 96-bit wide. They contain the program-, control- and data-field whereby each is 32-bit wide. So when fetching N2HET instructions parity checking is performed on three words in parallel.

If a parity error is detected in two or more words in the same cycle then only one address (word at the lower address) is captured. The captured N2HET address is always aligned to a 32-bit word boundary.

During debug, parity checking is still performed on accesses originating from the on-chip host CPU and DMA. However, parity errors that are detected during an access initiated by the debugger itself are ignored.

### 20.2.2.3 Parity Error Detection Actions

Detection of a N2HET parity error causes the following actions:

1. An error is signaled to the ESM module.
2. The Parity Address Register (HETPAR) is loaded with the address of the faulty N2HET field.
3. N2HET execution immediately stops. (The instruction that triggered the parity error is not executed.)
4. The Turn-On/Off-Bit in the N2HET Global Configuration Register (HETGCR) is automatically cleared.
5. All N2HET internal flags are cleared.
6. All N2HET pins selected by N2HET Parity Pin Register (HETPPR) enter a predefined safe state.
7. Register HETDOUT is also updated to reflect changes in pin state due to HETPPR.

The safe state for N2HET pins selected through the HETPPR register depends on how the pin is configured in the HETDIR, HETPDR, and HETPSL registers. [Table 20-3](#) explains how the safe state is determined.

**Table 20-3. Pin Safe State Upon Parity Error Detection**

Safe State	HETDIR	HETPDR	HETPSL
Drive Low	1	0	0
Drive High	1	0	1
High Impedance	1	1	x

### 20.2.2.4 Testing Parity Detection Logic

To test the parity detection logic, the parity RAM has to be made accessible to the CPU in order to allow a diagnostic program to insert parity errors. The control register bit HETPCR.TEST must be set in order to make the parity RAM accessible. Once HETPCR.TEST is set, the parity bits are accessible as described in [Table 20-4](#).

**Table 20-4. N2HET Parity Bit Mapping**

Address N2HET1	Address N2HET2	Bits	
		[31:1]	[0]
0xFF46_2000	0xFF44_2000	Reads 0, Writes have no effect	Instruction 0 Program Field Parity Bit
0xFF46_2004	0xFF44_2004	Reads 0, Writes have no effect	Instruction 0 Control Field Parity Bit
0xFF46_2008	0xFF44_2008	Reads 0, Writes have no effect	Instruction 0 Data Field Parity Bit

**Table 20-4. N2HET Parity Bit Mapping (continued)**

Address N2HET1	Address N2HET2	Bits	
		[31:1]	[0]
0xFF46_200C	0xFF44_200C	Reads 0, Writes have no effect	Read 0
0xFF46_2010	0xFF44_2010	Reads 0, Writes have no effect	Instruction 1 Program Field Parity Bit
....	....	...	...

Each 32-bit N2HET field has its own parity bit in the N2HET Parity RAM as shown in [Table 20-4](#). There are no parity bits for the reserved fields, since there is no physical N2HET RAM for these fields.

### 20.2.2.5 Initialization of Parity RAM

After device power up, the N2HET RAM contents including the parity bits cannot be guaranteed. In order to avoid false parity failures due to the random state in which RAM powers up, the RAM has to be initialized.

Before initializing the N2HET RAM, enable the N2HET parity logic by writing to HETPCR. Then the N2HET Instruction RAM should be initialized. With parity enabled, the N2HET parity RAM will be initialized automatically by N2HET at the same time that the N2HET instruction RAM is initialized by the CPU. Note that loading the N2HET program with parity enabled is also effective.


Another possibility to initialize the N2HET memory and its parity bits is, to use the system module to start the automatic initialization of all RAMs on the microcontroller. The RAMs will be initialized to '0'.

Depending on the even/odd parity selection, the parity bit will be calculated accordingly.

### 20.2.3 Time Base

All N2HET timings are derived from VCLK2 (see [Figure 20-7](#)). Internally N2HET instructions execute at the VCLK2 rate; but the timer loop clock and the high-resolution hardware timer clock can be scaled down from VCLK2. Two prescalers are available to adjust the timer loop resolution clock for the program loop, and the high resolution (HR) clock for the HR I/O counters.

- **Time Slots:** The number of cycles available for instruction execution per loop. Time Slots is the number of VCLK2 cycles in a Loop Resolution Clock.
- **High Resolution Clock:** The high resolution clock is the smallest time increment with which a pin can change its state or can be measured in the case of input signals. A 6-bit prescaler dividing VCLK2 by a user-defined HR prescale divide rate (hr) stored in the 6-bit HR prescale factor code (HETPFR). See [Table 20-5](#).
- **Loop Resolution Clock:** The loop resolution clock defines the timebase for executing all instructions in a N2HET program. Since instructions can be conditionally executed, the longest path through the N2HET program must fit into one loop resolution clock period (LRP). A 3-bit prescaler dividing the HR clock by a user-defined loop-resolution prescale divide rate (lr) stored in the 3-bit loop-resolution prescale factor code (HETPFR). See [Table 20-5](#).

**Figure 20-7. Prescaler Configuration**


The following abbreviations and relations are used in this document:

1. hr: high resolution prescale factor (1, 2, 3, 4,..., 63, 64)
2. lr: loop resolution prescale factor (1, 2, 4, 8, 16, 32, 64, 128)
3. ts: Time slots (cycles) available for instruction execution per loop.  $ts = hr \times lr$
4. HRP = high resolution clock period  $HRP = hr \cdot T_{VCLK2} (\text{ns})$

### 5. LRP = loop resolution clock period LRP = Ir · HRP (ns)

The loop resolution period (LRP) must be selected to be larger than the number of Time slots (VCLK2 cycles) required to complete the worst-case execution path through the N2HET program. Otherwise a program overflow condition may occur (see [Section 20.2.1.4](#)). Because of the relationship of time slots to the hr and Ir prescalers as described in item 3 above, increasing either hr or Ir increases the number of time slots available for program execution. However, Ir would typically be increased first, since increasing hr results in a decrease in timer resolution since it reduces the clock to the High Resolution IO structures.

The divide rates hr and Ir can be defined in the HETPFR register. [Table 20-5](#) lists the bit field encodings for the prescale options.

**Table 20-5. Prescale Factor Register Encoding**

LRPFC - Loop Resolution		HRPFC - High Resolution	
HETPFR[10:8]	Prescale Factor Ir	HETPFR[5:0]	Prescale Factor hr
000	/1	000000	/1
001	/2	000001	/2
010	/4	000010	/3
011	/8	000011	/4
100	/16	: : : :	:
101	/32	111101	/62
110	/64	111110	/63
111	/128	111111	/64

#### 20.2.3.1 Determining Loop Resolution

As an example, consider an application that requires high resolution of HRP = 62.5 ns, and loop resolution of LRP = 8 µs, and needs at least 250 time slots for the N2HET application program.

Assuming VCLK2 = 32 MHz, the following shows which divide-by rates and which value in the Prescale Factor Register (HETPFR) is required for the above requirements:

$$hr = 2 \rightarrow HRP = \frac{hr}{VCLK2} = \frac{2}{32MHz} = 62.5\text{ns}$$

$$Ir = 128 \rightarrow Ir \times HRP = 128 \times 62.5\text{ns} = 8\text{ }\mu\text{s}$$

$$ts = hr \times Ir = 2 \times 128 = 256$$

$$hr = 2, Ir = 128 \rightarrow HETPFR[31:0] = 0x00000701 \quad (30)$$

In the example above, if the loop resolution period needs to decrease from 8 µs to 4 µs, then only 128 time slots will be available for program execution. The program may need to be restructured as suggested in [Section 20.2.1.6, Multi-Resolution Scheme](#).

#### 20.2.3.2 The 7-Bit HR Data Field

The instruction execution examples of ECMP ([Section 20.2.5.9](#)), MCMP ([Section 20.2.5.10](#)), PCNT ([Section 20.2.5.12](#)), PWCNT ([Section 20.2.5.11](#)), and WCAP ([Section 20.2.5.13](#)) show that the 7-bit HR data field can generate or measure high resolution delays (HR delay) relative to the start of an LRP within one N2HET loop LRP. The last section showed that:

$$LRP = Ir \times HRP$$

There are  $l_r$  high resolution clock periods (HRP) within the N2HET loop resolution clock period (LRP). If  $l_r = 128$  then the HR delay can range from 0 to 127 HRP clocks within LRP and all 7 bits of the HR data field are needed. Instead of being limited to measuring and triggering events based on the loop resolution clock period (LRP) the HR extension allows measurements and events to be described in terms fractions of an LRP (down to 1/128 of an LRP). The only limitation is that a maximum of one HR delay can be specified per pin during each loop resolution period.

**Table 20-6** shows which bits of the HR data field are not used by the high resolution IO structures if  $l_r$  is less than 128. In this case the non-relevant bits (LSBs) of the HR data fields will be one of the following:

- Written as 0 for HR capture (for PCNT, WCAP)
- Or interpreted as 0 for HR compare (for ECMP, MCMP, PWCNT)

**Table 20-6. Interpretation of the 7-Bit HR Data Field**

Loop Resolution Prescale divide rate ( $l_r$ )	Bits of the HR data field <sup>(1)</sup>							HRP Cycles delay range
	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	
1	X X X X X X X							0
2	1/2	X X X X X X						0 to 1
4	1/2	1/4	X X X X X					
8	1/2	1/4	1/8	X X X X				
16	1/2	1/4	1/8	1/16	X X X			0 to 15
32	1/2	1/4	1/8	1/16	1/32	X X		0 to 31
64	1/2	1/4	1/8	1/16	1/32	1/64	X	0 to 63
128	1/2	1/4	1/8	1/16	1/32	1/64	1/128	0 to 127

<sup>(1)</sup> X = Non-relevant bit (treated as '0')

### 20.2.3.2.1 Example:

Prescale Factor Register (HETPFR) = 0x0300

—>  $l_r = 8 \rightarrow LRP = 8 \cdot HRP$

Assumption: HR data field = 0x50 = 1010000b

$l_r = 8 \rightarrow$  Bits D[3:0] are ignored —> HR delay = 101b = 5 HRPs

or by using the calculation with weight factors:

HR Delay

$$\begin{aligned}
 &= l_r \cdot (D[6] \cdot 1/2 + D[5] \cdot 1/4 + D[4] \cdot 1/8 + D[3] \cdot 1/16 + D[2] \cdot 1/32 + D[1] \cdot 1/64 + D[0] \cdot 1/128) \\
 &= 8 \cdot (1 \cdot 1/2 + 0 \cdot 1/4 + 1 \cdot 1/8 + 0 \cdot 1/16 + 0 \cdot 1/32 + 0 \cdot 1/64 + 0 \cdot 1/128) \\
 &= 5 \text{ HRPs}
 \end{aligned}$$

### 20.2.4 Host Interface

The host interface controls all communications between timer-RAM and masters accessing the N2HET RAM. It includes following components:

#### 20.2.4.1 Host Accesses to N2HET RAM

The host interface supports the following types of accesses to N2HET RAM:

- Read accesses of 8, 16, or 32 bits
- Read accesses of 64-bits that follow the shadow register sequence described in [Section 20.2.4.2](#).
- Write accesses of 32 bits

Writes of 8 or 16 bits to N2HET RAM by an external host are not supported.

#### 20.2.4.2 64-bit Read Access

The consecutive read of a control field CF(n) and a data field DF(n) of the same instruction (n) performed by the same master (for example, CPU, DMA, or any other master) is always done as a simultaneous 64-bit read access. This means that at the same time CF(n) is read, DF(n) is loaded in a shadow register. So the second access will read DF(n) from the shadow register instead of the N2HET RAM.

In general a 64-bit read access of one master could be interrupted by a 64-bit read access of another master. A total of three shadow registers are available. Therefore up to three masters can perform 64-bit reads in an interleaved manner (Master1 CF, Master2 CF, Master3 CF, Master1 DF, Master2 DF, Master3 DF).

If all three shadow registers are activated and a 4th master performs a CF or DF read it will result in an address error and the RAM access will not happen. Other access types by a fourth master (reads from the PF field or writes to any of the fields) will occur because these access types do not require an available shadow register resource to complete.

#### 20.2.4.3 Automatic Read Clear Feature

The N2HET provides a feature allowing to automatically clear the data field immediately after the data field is read by the external host CPU (or DMA). This feature is implemented via the *control bit*, which is located in the control field (bit C26). This is a static bit that can be used by any instruction, and specified in the N2HET program by adding the option (control = ON) to the N2HET instruction. The automatic read clear feature works for both 32 and 64 bit reads that follow the sequence described in [Section 20.2.4.2](#).

When the host CPU reads the data field of that instruction, the current data value is returned to the host CPU but the field is cleared automatically as a side effect of the read. In case the master reads data from an instruction currently executing, any new capture result is stored and this takes priority over the automatic read clear feature, so that the new capture result is not lost.

As an example of where the automatic read clear feature is useful, consider the PCNT instruction. If this instruction is configured for automatic read clear, then when the host CPU reads the PCNT data field it will be cleared automatically. The host CPU can then poll the PCNT data field again, and as long as the field returns a value of zero the host CPU program knows a new capture event has not occurred. If the data field were not cleared, it would be impossible for the host CPU to determine whether the data field holds data from the previous capture event, or if it happens to be data from a new capture event with the same value.

#### 20.2.4.4 Emulation Mode

Emulation mode, used by the software debugger, is specified in the global configuration register. When the host CPU debugger hits a breakpoint, the CPU sends a suspend signal to the modules. Two modes of operation are provided: suspend and ignore suspend.

- Suspend

When a suspend is issued, the timer operation stops at the end of the current timer instruction. However, the CPU accesses to the timer RAM or control registers are freely executed.

- Ignore suspend

The timer RAM ignores the suspend signal and operates real time as normal.


#### 20.2.4.5 Power-Down

After setting the turn-off bit in the Global Configuration Register (HETGCR), it is required to delay until the end of the timer program loop before putting the N2HET in power-down mode. This can be done by waiting until the N2HET Current Address (HETADDR) becomes zero, before disabling the N2HET clock source in the device's Global Clock Module (GCM).

#### 20.2.5 I/O Control

The N2HET has up to 32 pins. Refer to device specific data sheets for information concerning the number of N2HETIO available. All of the N2HET pins available are programmable as either inputs or outputs.

These 32 I/Os have an identical structure connected to pins N2HET[31] to N2HET[0]. See [Figure 20-8](#) for an illustration of the I/O control. In addition all 32 I/Os have a special HR structure based on the HR clock. This structure allows any N2HET instruction to use any of these I/Os with an accuracy of either loop resolution or high resolution.



Pins N2HET [31] to N2HET [0] can be used by the CPU as general purpose inputs or outputs using the N2HET Data Input Register (HETDIN) for reading and N2HET Data Output Register (HETDOUT), N2HET Data Set Register (HETDSET) or N2HET Data Clear Register (HETDCLR) for writing, depending on the type of action to perform. The N2HET pins used as general purpose inputs are sampled on each VCLK2 period.

#### 20.2.5.1 Using General Purpose I/O Data Set and Clear Registers

The N2HET Data Clear Register (HETDCLR) and N2HET Data Set Register (HETDSET) can be used to minimize the number of accesses to the peripheral to modify the output register and output pins. When the application needs to set or to reset some N2HET pins without changing the value of the others pins, the first possibility is to read N2HET Data Output Register (HETDOUT), modify the content (AND, OR, etc.), and write the result into N2HET Data Output Register (HETDOUT). However, this read-modify-write sequence could be interrupted by a different function modifying the same register which will result in a data coherency problem.

Using the N2HET Data Set Register (HETDSET) or N2HET Data Clear Register (HETDCLR), the application program must write the mask value (same mask value for the first option) to the register to set or reset the desired pins. Any bits written as 0 to HETDSET and HETDCLR are left unchanged, which avoids the possible coherency problem of the read-modify-write approach.

Coding Example (C program): Set pins using the 2 methods.

```

unsigned int MASK;                                /* Variable that content the bit mask */
volatile unsigned int *HETDOUT,*HETDSET;          /* Pointer to HET registers */
...
*HETDOUT = *HETDOUT | MASK;                      /* Read-modify-write of HETDOUT */
*HETDSET = MASK;                                 /* Set the pin without reading HETDOUT */
    
```

#### 20.2.5.2 Loop Resolution Structure


The N2HET uses the pins N2HET [31:0] as input and/or output by the way of the instruction set. Actually, each pin could monitor the N2HET program or could be monitored by the N2HET program. By using the I/O register of the N2HET, the CPU is able to interact with the N2HET program flow.

When an action (set or reset) is taken on a pin by the N2HET program, the N2HET will modify the pin at the rising edge of the next loop resolution clock.

When an event occurs on a N2HET I/O pin, it is taken into account at the next rising edge of the loop resolution clock.

The structure of each pin is shown in [Figure 20-9](#).

Figure 20-9. N2HET Loop Resolution Structure for Each Bit



The example in [Figure 20-10](#) shows a simple PWM generation with loop resolution accuracy. The corresponding program is:

```
HETPFR[31:0] register = 0x201 --> lr=4 and hr=2 --> ts = 8
```

#### N2HET Program:

```


L00  CNT   { next= L01, reg=A, irq=OFF, max = 4 }
L01  ECMP   { next= L00, cond_addr= L00, hr_lr=LOW, en_pin_action=ON, pin=0,
               action=PULSEHI, reg=A, irq=OFF, data= 1, hr_data = 0x0 }

; 25 bit compare value is 1 and the 7-bit HR compare value is 0

```

The CNT and ECMP instructions are executed once each loop resolution cycle. When the CNT instruction is executed, the specified register (A) and the CNT instruction data field are both incremented by one. Next the ECMP is executed and the data field of the ECMP is compared with the specified register (A). If both values match, then the pin action (PULSEHI in this case) will be performed in the next loop resolution cycle. The CNT continues incrementing each loop resolution cycle. When the data field overflows (max + 1), then the Z-flag is set by the CNT instruction. In the next loop resolution cycle, the Z-flag is evaluated and the opposite pin action is performed if it is set. The Z-flag will only be active for one loop resolution cycle.

Figure 20-10. Loop Resolution Instruction Execution Example



### 20.2.5.3 High Resolution Structure

All 32 I/Os provide the HR structure based on the HR clock. The HR clock frequency is programmed through the Prescale Factor Register (HETPFR). In addition to the standard I/O structure, all pins have HR hardware so that these pins can be used as HR input captures (using the HR instructions PCNT or WCAP) or HR output compares (using the HR instructions ECMP, MCMP or PWCNT).

All five HR instructions (PCNT, WCAP, ECMP, MCMP and PWCNT) have a dedicated hr\_lr bit (high resolution/low resolution; program field bit 8) allowing operation either in HR mode or in standard resolution mode by ignoring the HR field. By default, the hr\_lr bit value is 0 which implies HR operation mode. However, setting this bit to one allows the use of several HR instructions on a single HR pin. Only one instruction is allowed to operate in HR mode (bit cleared to 0), but the other instructions can be used in standard resolution mode (bit set to 1).

### 20.2.5.4 HR Block Diagram

Each time an HR instruction is executed on a given pin, the HR structure for that pin is programmed (which HR function to perform and on which edges it should take an action) with the information given by the instruction. The HR structure for each pin decodes the pin select field of the instruction and programs its HR structure if it matches.


---

**NOTE:** For each N2HET pin, only one instruction specifying a high resolution operation (hr\_lr=HIGH) is allowed to execute per loop resolution period. This includes any instructions where (hr\_lr=HIGH) but (en\_pin\_action=OFF).

The first high resolution instruction that executes and specifies a particular pin locks out subsequent high resolution instructions from operating on the same pin until the end of the current loop resolution period.

---


**Figure 20-11. HR I/O Architecture**



### 20.2.5.5 HR Structures Sharing (Input)

The HR Share Control Register (HETHRSH) allows two HR structures to share the same pin **for input capture only**. If these bits are set, the HR structures N and N+1 are connected to pin N. In this structure, pin N+1 remains available for general purpose input/output. See [Figure 20-12](#).

**Figure 20-12. Example of HR Structure Sharing for N2HET Pins 0/1**



The following program gives an example how the HR share feature (HET[0] HR structure and HET[1] HR structure shared) can be used for the PCNT instruction:

```
L00 PCNT { next=L01, type=rise2fall, pin=0 }
L01 PCNT { next=L00, type=fall2rise, pin=1 }
```


The HET[1] HR structure is also connected to the HET[0] pin. The L00\_PCNT data field is able to capture a high pulse and the L01\_PCNT captures a low pulse on the **same** pin (N2HET [0] pin).

### 20.2.5.6 AND / XOR-shared HR Structure (Output)

Usually the N2HET design allows only one HR structure to generate HR edges on a pin configured as output pin. The HETXOR register allows a logical XOR of the output signals of two consecutive HR structures N (even) and N+1 (odd). See [Figure 20-13](#). In this way, it is possible to generate pulses smaller than the loop resolution clock since both edges can be generated by two independent HR structures. This is especially required for symmetrical PWM. See [Figure 20-14](#).

The hardware provides a XOR gate that is connected to the outputs of the HR structure of two consecutive pins. In this structure, pin N+1 remains available for general purpose input/output.

**Figure 20-13. XOR-shared HR I/O**



The following N2HET program gives an example for **one** channel of the symmetrical PWM. The generated timing is given in [Figure 20-14](#).

```

MAXC .equ 22
A_ .equ 0 ; HR structure HR0
B_ .equ 1 ; HR structure HR1

CN CNT { next=EA, reg=A, max=MAXC }

EA ECMP { next=EB, cond_addr=MA, hr_lr=HIGH, en_pin_action=ON, pin=A_,
           action=PULSELO, reg=A, data=17, hr_data=115 }

MA MOV32 { next=EB, remote=EA, type=IMTOREG&REM, reg=NONE, data=17, hr_data=19 }

EB ECMP { next=CN, cond_addr=MB, hr_lr=HIGH, en_pin_action=ON, pin=B_,
           action=PULSELO, reg=A, data=5, hr_data=13 }

MB MOV32 { next=CN, remote=EB, type=IMTOREG&REM, reg=NONE, data=5, hr_data=13 }


```

N2HET Settings and output signal calculation for this example program:

- Pin HET[0] and HET[1] are XOR-shared.
- HETPFR[31:0] register = 0x700: lr=128, hr=1, time slots ts = 128
- PWM period (determined by CNT\_max field) =  $(22+1) \cdot LRP = 2944$  HRP
- Length of high pulse of (HET[0] XOR HET[1]) =
  $LH = (17 \cdot LRP + 115 \cdot HRP) - (5 \cdot LRP + 13 \cdot HRP)$   
 With lr=128 there is LRP =  $128 \cdot HRP$ , so  
 $LH = (2291 - 653) \cdot HRP = 1638$  HRP
- Duty cycle = DC = LH / PWM\_period =  $1638 \text{ HRP} / (2944 \cdot \text{HRP}) = 55.6\%$

[Figure 20-14](#) graphically shows the implementation of the XOR-shared feature. The first 2 waveforms (symmetrical counter and CNT) show a symmetric counter and asymmetric counter. The symmetric counter is shown only to highlight the axis of symmetry and is not implemented in the N2HET. The asymmetric counter, which is implemented with a CNT instruction, needs to be set to the period of the symmetric counter. The next two waveforms (HR [0] and HR [1]) show the output of the HR structures, which are the inputs for the XOR gate to create the PWM output on pin HET[0]. Notice that the pulses of signal HET[0] are centered about the axis of symmetry.

**Figure 20-14. Symmetrical PWM with XOR-sharing Output**




As an alternative, HR structures may be shared using a logical AND function to combine the effects of the pin structures. The HETAND allows sharing two consecutive HR structures N (even) and N+1 (odd). See [Figure 20-15](#). In this structure, pin N+1 remains available for general purpose input/output.

---

**NOTE:** Setting both the HETAND bit and HETXOR bits at the same time for a given pair of N2HET pins is not supported, must be avoided by the application program.

---

**Figure 20-15. AND-shared HR I/O**



#### 20.2.5.7 Loop Back Mode

The loop back feature can be used by the application to monitor an N2HET output signal. For example, if a PWM is generated by HR structure 0, then a PCNT instruction assigned to HR structure 1 can measure back the pulse length or periods of the PWM output signal.


Loopback mode is activated between two high resolution structures by setting LBPSEL[x] to '1' in the HETLBPSEL Register for the corresponding structure pair. The **direction** of the loopback between the two structures in the structure pair is determined by the value of LPBDIR[x] in the HETLPDIR Register.

For example, if bit LBPSEL[0] is set to '1', then HR structures 0 and 1 will be internally connected in loop back mode. If bit LPBDIR[0] is set to '0' then structure 0 will be the input and structure 1 will be the output.

#### Digital Loopback

Digital loopback mode is enabled by setting LBTYPE[x] to '0' in the HETLBPSEL Register for the corresponding structure pairs. In digital loopback mode, the structure pairs are connected directly and the output buffers are bypassed. Therefore, the loopback values will NOT be seen on the corresponding pins. [Figure 20-16](#) below shows an example of digital loopback between structures HR0 and HR1. LBSEL[0] has been set to '1' to enable loopback between the two structures. LBTYPE[0] has been set to '0' to select digital mode for the loopback pair. The LPBDIR[0] value will determine the direction of the loopback by selecting which of the HR blocks is output, and which is input. The bold lines show the digital loopback path.


**Figure 20-16. HR0 to HR1 Digital Loopback Logic: LBTYPE[0] = '0'**



### Analog Loopback

Analog loopback mode is enabled by setting LBPTYPE[x] to '1' in the HETLBPSEL Register for the corresponding structure pairs. In analog loopback mode, the structure pairs are connected outside of the output buffers. Therefore, the loopback values WILL be seen on the corresponding pins. Figure 20-17 below shows an example of analog loopback between structures HR0 and HR1. LBSEL[0] has been set to '1' to enable loopback between the two structures. LBTYPE[0] has been set to '1' to select analog mode for the loopback pair. The LPBDIR[0] value will determine the direction of the loopback by selecting which of the HR blocks is output, and which is input. The bold lines show the analog loopback path.

**Figure 20-17. HR0 to HR1 Analog Loop Back Logic: LBTYPE[0] = '1'**



Note:

- The loop back direction can be selected independent of the HETDIR register setting.
- The pin which is not driven by the N2HET output pin actions can still be used as normal GIO pin.

#### 20.2.5.8 Edge Detection Input Timing

There are several timing requirements for input signals in order to be captured correctly by N2HET. Figure 20-18 illustrates these requirements, with min and max values described in Table 20-7 (Loop Resolution) and Table 20-8 (High Resolution).

Figure 20-18. N2HET Input Edge Detection




Table 20-7. Edge Detection Input Timing for Loop Resolution Instructions

Parameter #	Description	min	max
1	Input Signal Period, rising edge to rising edge	> 2 (hr) (lr) $t_{c(VCLK2)}$	< $2^{25}$ (hr) (lr) $t_{c(VCLK2)}$
2	Input Signal Period, falling edge to falling edge		
3	Input Signal, high phase	> (hr) (lr) $t_{c(VCLK2)}$	< $2^{25}$ (hr) (lr) $t_{c(VCLK2)}$
4	Input Signal, high phase		

Table 20-8. Edge Detection Input Timing for High Resolution Instructions

Parameter #	Description	min	max
1	Input Signal Period, rising edge to rising edge	> (hr) (lr) $t_{c(VCLK2)}$	< $2^{25}$ (hr) (lr) $t_{c(VCLK2)}$
2	Input Signal Period, falling edge to falling edge		
3	Input Signal, high phase	> 2 (hr) $t_{c(VCLK2)}$	< $2^{25}$ (hr) (lr) $t_{c(VCLK2)}$
4	Input Signal, high phase		

These are the N2HET architectural limitations. Actual limitations will be slightly different due to on chip routing and IO buffer delays, usually by several nanoseconds. Be sure to consult the device datasheet for actual timings that apply to that device. Also, certain devices place additional restrictions on which pins support the high resolution timings of [Table 20-8](#), if present these additional limitations will also be called out in the device datasheet.

Note that the max limit in [Table 20-7](#) and [Table 20-8](#) is based on the counter range of a single N2HET instruction. The max value could be extended by employing an additional N2HET instruction to keep track of counter overflows of the input counter / capture instruction.

### 20.2.5.9 PWM Generation Example 1 (in HR Mode)

The following example shows how an ECMP instruction works in high resolution mode. The example assumes a VCLK2 of 32 MHz and the following values for the prescale divide rates (hr and lr), number of time slots (ts), high and loop resolution period (HRP and LRP):

$$hr = 2, lr = 4, ts = hr \cdot lr = 8$$

$$HRP = hr / VCLK2 = 2 / 32 \text{ MHz} = 62.5 \text{ ns}$$


$$LRP = (hr \cdot lr) / VCLK2 = 8 / 32 \text{ MHz} = 250 \text{ ns}$$

With  $ts=8$  there are eight time slots available for the program execution, which in this case will consist of one CNT and one ECMP instruction as shown below. The data field of the ECMP instruction is the 32-bit compare value, whereby the lower 7 bits represent the high resolution compare field.

When the 25-bit (loop resolution) compare matches, the HR compare value will be loaded from the 7 lower bits of the instruction data field to the HR counter. At the next loop resolution clock, the HR counter will count down at the HR clock frequency and perform the pin action when it reaches zero.

In the example illustrated by Figure 20-19 the 25-bit compare value is one and the 7-bit HR compare value is two. According to [Section 20.2.3.2](#), depending on the loop resolution divide rate (lr), only certain bits of the 7-bit HR compare value are valid. In this example only the upper 2 bits (D[6:5]) are taken into account. The example program below has a setting of hr\_data = 100000b. Shifting this value right by 5 bits, results in 10b which equals the two HR clock cycles delay mentioned above.

**Figure 20-19. ECMP Execution Timings**



HETPFR[31:0] register = 0x201 --> lr=4 and hr=2 --> ts = 8

**N2HET Program:**

```

L00  CNT  { next= L01, reg=A, irq=OFF, max = 4 }
L01  ECMP { next= L00, cond_addr= L00, hr_lr=HIGH, en_pin_action=ON, pin=0,
            action=PULSEHI, reg=A, irq=OFF, data= 1, hr_data = 0x40 }

; 25 bit compare value is 1 and the 7-bit HR compare value is 2
; (Because of lr=4 the D[4:0] of the 7-bit HR field are ignored )

```

---

**NOTE: ECMP Opposite Actions**

ECMP opposite pin actions are always synchronized to the loop resolution clock.

---

Changing the duty cycle of a PWM generated by an ECMP instruction, can lead to a missing pulse if the data field of the instruction is updated directly. This can happen when it is changed from a high value to a lower value while the CNT instruction has already passed the new updated lower value. To avoid this a synchronous duty cycle update can be performed with the use of an additional instruction (MOV32). This instruction is only executed when the compare of the ECMP matches. For this the cond\_addr of the ECMP needs to point to the MOV32. On execution of the MOV32, it moves its data field into the data field of the ECMP. The update of the duty cycle has to be made to the MOV32 data field instead of the ECMP data field.

#### 20.2.5.10 PWM Generation Example 2 (in HR Mode)

The MCMP instruction can also be used in HR mode. In this case operation is exactly the same as for the ECMP instruction except that the 25-bit low resolution is now the result of a magnitude compare (greater or equal) rather than an equality compare. When the 25-bit (loop resolution) magnitude compare matches, the HR compare value will be loaded from the 7 lower bits of the instruction data field to the HR counter. At the next loop resolution clock, the HR counter will count down at the HR clock frequency and perform the pin action when it reaches zero.


The MCMP instruction avoids the missing pulse problem of the ECMP instruction (see previous example), however the duty cycle of the signal might not be exact for one PWM period. The benefit of the MCMP is that it avoids adding another instruction to do the duty cycle update synchronously.

#### 20.2.5.11 Pulse Generation Example (in HR Mode)

The PWCNT instruction may also be used in HR mode to generate pulse outputs with HR width. It generates a single pulse when the data field of the instruction is non-zero. It remains at the opposite pin action when the data field is zero.

The PWCNT instruction operates conversely to the ECMP instruction. See [Figure 20-20](#). For PWCNT, the opposite pin action is synchronous with the HR clock and for ECMP the pin action is synchronous with the HR clock. The PWCNT pin action is synchronous with the loop resolution clock.

**Figure 20-20. High/Low Resolution Modes for ECMP and PWCNT**



#### 20.2.5.12 Pulse Measurement Example (in HR Mode)

The PCNT instruction captures HR measurement of the high/low pulse time or periods of the input. As shown in [Figure 20-21](#), at marker (1) the input goes HIGH and the HR counter immediately begins to count. The counter increments and rolls over until the falling edge on the input pin, where it captures the counter value into the HR capture register (marker (2)). The PCNT instruction begins counting when the synchronized input signal goes HIGH and captures both the 25-bit data field and the HR capture register into RAM when the synchronized input falls (marker (3)).

---

**NOTE:** The HR capture value written into RAM is shifted appropriately depending on the loop resolution prescale divide rate (lr). (See also [Section 20.2.3.2, "The 7-bit HR data field"](#))

---

[Figure 20-21](#) shows what happens when the capture edge arrives *after* the HR counter overflows. This causes the incremented value to be captured by the PCNT instruction.

**Figure 20-21. PCNT Instruction Timing (With Capture Edge After HR Counter Overflow)**





Figure 20-22 shows what happens when the capture edge arrives *before* the HR counter overflows. This causes the non-incremented value to be captured by the PCNT instruction.


**Figure 20-22. PCNT Instruction Timing (With Capture Edge Before HR Counter Overflow)**



#### 20.2.5.13 WCAP Execution Example (in HR Mode)

The HR capability is enabled for WCAP, if its hr\_lr bit is zero. In this case the HR counter is always enabled and is synchronized with the resolution loop. When the specified edge is detected, the current value of the HR counter is captured in the HR capture register and written into the RAM after the next WCAP execution. The WCAP instruction effectively time stamps the free running timer saved in a register (for example, register A shown in Figure 20-23).

Figure 20-23. WCAP Instruction Timing



```
HETPFR_register = 0x0200 --> lr = 4, hr = 1, ts = 4
```


**N2HET Program:**

```
L00 CNT {reg=A, max=0xffffffffh}
L01 WCAP {next=L00, cond_addr=L00, hr_lr=high, reg=A, event= FALL, pin=0,
           data=0}
```

In the example, the WCAP is configured to capture the counter when a **falling** edge occurs. The WCAP data field (WCAP\_DF) is updated in the loop succeeding the loop in which the edge occurred. The WCAP instruction evaluates an edge by comparing its Previous bit with the sync'd input signal. In Figure 20-23, the current value of the counter (4) is captured to WCAP\_DF[31:7] and the value of the HR capture register (2) is transferred to the valid bits (according the Ir prescaler) of WCAP\_DF[6:0]. Therefore, in the example 0x0240 is captured in WCAP\_DF[31:0].

#### 20.2.5.14 I/O Pull Control Feature

Figure 20-24. I/O Block Diagram Including Pull Control Logic



The following apply if the device is under reset:

- Pull control: The reset pull control on the pins is enabled and a pulldown is configured.
- Input buffer: The input buffer is enabled.

- Output buffer: The output buffer is disabled.

The following apply if the device is out of reset:

- Pull control: The pull control is enabled by clearing the corresponding bit in the N2HET Pull Disable Register (HETPULDIS). In this case, if the corresponding bit in the N2HET Pull Select Register (HETPSL) is set, the pin will have a pull-up; if the bit in the N2HET Pull Select Register (HETPSL) is cleared, the pin will have a pull-down. If the bit in the N2HET Pull Disable Register (HETPULDIS) is set, there is no pull-up or pull-down on the pin.
- Input buffer: The input buffer is disabled only if the pin direction is set to input AND the pull control is disabled AND pull down is selected as the pull bias. In all other cases, the input buffer is enabled.

---

**NOTE:** The pull-disable logic depends on the pin direction. If the pin is configured as output, then the pulls are disabled automatically. If the pin is configured as input, the pulls are enabled or disabled depending on the pull disable register bit.

---

- Output buffer: A pin can be driven as an output pin if the corresponding bit in the N2HET Direction Register (HETDIR) is set AND the open-drain feature (N2HET Open Drain Register (HETPDR)) is not enabled. See [Section 20.2.5.15, Open-Drain Feature](#) for more details.

The behavior of the input buffer, output buffer, and the pull control is summarized in [Table 20-9](#). When an input buffer is disabled, it appears as a logic low to on-chip logic.

**Table 20-9. Input Buffer, Output Buffer and Pull Control Behavior <sup>(1)</sup>**

Device under Reset?	Pin Direction (DIR)	Pull Disable (PULDIS)	Pull Select (PULSEL)	Pull Control	Output Buffer	Input Buffer
Yes	X	X	X	Device- and module-specific	Disabled	Disabled
No	0	0	0	Pull down	Disabled	Enabled
No	0	0	1	Pull up	Disabled	Enabled
No	0	1	0	Disabled	Disabled	Disabled
No	0	1	1	Disabled	Disabled	Enabled
No	1	X	X	Disabled	Enabled	Enabled

<sup>(1)</sup> X = Don't care

## 20.2.5.15 Open-Drain Feature


The following apply if the open-drain feature is enabled on a pin, that is, the corresponding bit in the N2HET Open Drain Register (HETPDR) is set

- Output buffer is enabled if a low signal is being driven internally to the pin.
- The output buffer is disabled if a high signal is being driven internally to the pin.

## 20.2.5.16 N2HET Pin Disable Feature

This feature is provided for the safe operation of systems such as power converters and motor drives. It can be used to inform the monitoring software of motor drive abnormalities such as over-voltage, over-current, and excessive temperature rise.

Figure 20-25. N2HET Pin Disable Feature Diagram



\*nDIS pin realized by GIOA[5] (N2HET1) and GIOB[2] (N2HET2)

The following truth-table shows the conditions for the output buffer to be enabled/disabled.

Table 20-10. N2HET Pin Disable Feature

HETPINDIS.x	nDIS Pin (Input)	HET PIN ENA (HETGCR.24)	HETDIR.x	Output Buffer
0	X	X	0	Disabled
0	X	X	1	Enabled
1	0	X	0	Disabled
1	0	X	1	Disabled
1	1	X	0	Disabled
1	1	0	1	Disabled
1	1	1	1	Enabled

An interrupt capable device I/O pin can share the same pin as the N2HET nDIS signal. Normally GIOA[5] serves as nDIS for N2HET1 and GIOB[2] as nDIS for N2HET2. Check the device datasheet for the actual implementation. Sharing a pin with a GIO pin that is Interrupt capable allows the N2HET nDIS input to also generate an interrupt to the CPU. An active low level on nDIS is intended to signal an abnormal situation as described above. All N2HET pins, which are selected with the N2HET Pin Disable Register (HETPINDIS), will be put in the high-impedance state by hardware immediately after the nDIS signal is pulled low. At this time a CPU interrupt is issued, if it is enabled in the GIO pin logic.

The bit HET PIN ENA is automatically cleared in the failure condition and this state remains as long as the software explicitly sets the bit again. The steps to do this are:

- Software detects, by reading the HETDIN register of the GIO pin, that the level on nDIS is inactive (high).
- Software sets bit HET PIN ENA to deactivate the high impedance state of the pins.

### 20.2.6 Suppression Filters


Each N2HET pin is equipped with a suppression filter. If the pin is configured as an input it enables to filter out pulses shorter than a programmable duration. Each filter consists of a 10-bit down counter, which starts counting at a programmable preloaded value and is decremented using the VCLK2 clock.

- The counter starts counting when the filter input signal has the opposite state of the filter output signal. The output signal is preset to the same input signal state after reset, in order to ensure proper operation after device reset.
- Once the counter reaches zero without detecting an opposite pin state on the filter output signal, the output signal is set to the opposite state.
- When the counter detects an opposite pin action on the filter input signal before reaching zero, the counter is loaded with its preload value and the opposite pin action on the filter output signal does not

take place. The counter resumes at the preload value until it detects an opposite pin action on the input signal again.

- Therefore the filter output signal is delayed compared to the filter input signal. The amount of delay depends on the counter clock frequency (VCLK2) and the programmed preload value.
- The accuracy of the output signal is +/- the counter clock frequency.

**Figure 20-26. Suppression Filter Counter Operation**



The following table gives examples for a 100 MHz VCLK2 frequency.

**Table 20-11. Pulse Length Examples for Suppression Filter**

Divider CCDIV	VCLK2	Possible values for the suppressed pulse length / frequency resulting from the programmable 10 bit preload value (0,1,...,1023)	
1	100.0 MHz	10 ns, 20 ns, ..., 10.22 µs, 10.23 µs	50 MHz, 25 MHz, ..., 48.924 kHz, 48.876 kHz
2	50.0 MHz	20 ns, 40 ns, ..., 20.44 µs, 20.48 µs	25 MHz, 12.5 MHz, ..., 24.462 kHz, 24.414 kHz
3	33.3 MHz	30 ns, 60 ns, ..., 30.66 µs, 30.69 µs	16.7 MHz, 8.3 MHz, ..., 16.308 kHz, 16.292 kHz

### 20.2.7 Interrupts and Exceptions


N2HET interrupts can be generated by any instruction that has an interrupt enable bit in its instruction format. When the interrupt condition in an instruction is true and the interrupt enable bit of that instruction is set an interrupt flag is then set in the N2HET Interrupt Flag Register (HETFLG). The address code for this flag is determined by the five LSBs of the current timer program address. The flag in the N2HET Interrupt Flag Register (HETFLG) is set even if the corresponding bit in the N2HET Interrupt Enable Set Register (HETINTENAS) is zero. To generate an interrupt the corresponding bit in the N2HET Interrupt Enable Set Register (HETINTENAS) must be one. In the N2HET interrupt service routine, the main CPU must first determine which source inside the N2HET created the interrupt request. This operation is accelerated by the N2HET Offset Index Priority Level 1 Register (HETOFF1) or N2HET Offset Index Priority Level 2 Register (HETOFF2) which automatically provide the number of the highest priority source within each priority level. Reading the offset register will automatically clear the corresponding N2HET interrupt flag which created the request. However, if the offset registers are not used by the N2HET interrupt service routine, the flag should be cleared explicitly by the CPU once the interrupt has been serviced.

**Table 20-12. Interrupt Sources and Corresponding Offset Values in Registers HETOFFx**

Source No.	Offset Value
no interrupt	0
Instruction 0, 32, 64...	1
Instruction 1, 33, 65...	2
:	:
Instruction 31, 63, 95...	32
Program Overflow	33
APCNT underflow:	34
APCNT overflow	35

The instructions capable of generating interrupts are listed in [Table 20-51](#).

**Figure 20-27. Interrupt Functionality on Instruction Level**




Each interrupt source is associated with a priority level (level 1 or level 2). When multiple interrupts with the same priority level occur during the same loop resolution the lowest flag bit is serviced first.

In addition to the interrupts generated by the instructions the N2HET can generate three additional exceptions:

- Program overflow
- APCNT underflow (see [Section 20.3.1.2](#))
- APCNT overflow (see [Section 20.3.1.3](#))

#### 20.2.8 Hardware Priority Scheme:

If two or more software interrupts are pending on the same priority level, the offset value will show the one with the highest priority. The interrupt with the highest priority is the one with the lower offset value. This scheme is hard-wired in the offset encoder. See [Figure 20-28](#).


**Figure 20-28. Interrupt Flag/Priority Level Architecture**


### 20.2.9 N2HET Requests to DMA and HTU

As described in [Section 20.5.3](#) the majority of the N2HET instructions are able to generate a transfer request to the High End Timer Transfer Unit (HTU) and/or to the DMA module when an instruction-specific condition is true. One N2HET instruction can select one of 8 request lines by programming the “reqnum” parameter (see [Section 20.5.3](#)). The “request” field in an instruction is used to enable, disable, or to generate a quiet request (see [Section 20.5.2](#)) on the selected request line. Quiet requests can be used by the HTU, but not by the DMA. For quiet request please refer to the HTU users guide.

The configuration of the N2HET Request Destination Select Register (HETREQDS) bits determines if a request line triggers an HTU-DCP, a DMA channel or both. This means the register bits will determine whether an N2HET instruction triggers DMAREQ[x], HTUREQ[x] or both signals (shown in [Figure 20-29](#)). The request line number x corresponds to the “reqnum” parameter used in the instruction.

**Figure 20-29. Request Line Assignment Example**



## 20.3 Angle Functions

Engine management systems require an angle-referenced time base to synchronize signals to the engine toothed wheel. The N2HET has a method to provide such a time base for low-end engine systems. The reference is created by the N2HET using three dedicated instructions with fractional angle steps equal to /8, /16, /32, /64.

### 20.3.1 Software Angle Generator

The N2HET provides three specialized count instructions to generate an angle referenced time base synchronized to an external reference signal (the toothed wheel signal) that defines angular reference points.


The time base is used to generate fractional angle steps between the reference points. The step width  $K$  ( $= 8, 16, 32, \text{ or } 64$ ) programmed by the user defines the angle accuracy of the time base. These fractional steps are then accumulated in an angle counter to form the absolute angle value.

The first counter, APCNT, incremented on each loop resolution clock measures the periods  $P(n)$  of the external signal. The second counter SCNT counts by step  $K$  up to the previous period value  $P(n-1)$ , measured by APCNT, and then recycles. The resulting period of SCNT is the fraction  $P(n-1) / K$ . The third counter ACNT accumulates the fractions generated by SCNT.

[Figure 20-30](#) illustrates the basic operation of APCNT, SCNT, and ACNT.


A N2HET timer program can only have one angle generator.

**Figure 20-30. Operation of N2HET Count Instructions**




Due to stepping, the final count of SCNT does not usually exactly match the target value  $P(n-1)$ .

[Figure 20-31](#) illustrates how SCNT compensates for this feature by starting each cycle with the remainder (final count - target) of the previous cycle.

**Figure 20-31. SCNT Count Operation**


ACNT detects period variations of the external signal measured by APCNT and compensates related counting errors. A period increase is flagged in the deceleration flag. A period decrease is flagged in the acceleration flag. If no variation is flagged, ACNT increments the counter value each time SCNT reaches its target. If acceleration is detected, ACNT increments the counter value on each timer resolution (fast mode). If deceleration is detected, ACNT is stopped. [Figure 20-32](#) illustrates how the compensations for acceleration and deceleration operate.

**Figure 20-32. ACNT Period Variation Compensations**



### 20.3.1.1 Singularities

Singularities (gaps, in this case, from missing teeth in a toothed wheel) in the external reference signal can be masked. The start and end of singularities are defined by gap start and gap end values specified in SCNT and ACNT. When ACNT reaches gap start or gap end, it sets/resets the gap flag.


While the gap flag is set, new periods of the external reference signal are ignored for angle computation. SCNT uses the last period measured by APCNT just before gap start.

[Figure 20-33](#) and [Figure 20-34](#) illustrate the behavior of the angle generator during a gap after a deceleration or acceleration of the N2HET.

**Figure 20-33. N2HET Timings Associated with the Gap Flag (ACNT Deceleration)7**



**Figure 20-34. N2HET Timings Associated with the Gap Flag (ACNT Acceleration)**



### 20.3.1.2 APCNT Underflow

The fastest valid external signal APCNT can accept must satisfy the following condition:

$$\text{Step Width K} < \text{Period Min. Resolution (LRP)}$$

This condition fixes the maximum possible step width once the minimum period and the resolution of an application are specified.

If a period value accidentally falls below the minimum allowed, APCNT stops the capture of these periods and sets the APCNT underflow interrupt flag located in the exceptions interrupt control register. In such a situation, SCNT and ACNT continue to be executed using the last valid period captured by APCNT.

### 20.3.1.3 APCNT Overflow

The slowest valid external signal APCNT can measure must satisfy the following condition:

$$\text{Period Max Resolution} < 33554431$$

When this limit is reached (APCNT Count equals all 1's), APCNT stays at a maximum count (stops counting). APCNT remains in this position until the next specified capture edge is detected on the selected pin and sets the APCNT overflow interrupt flag located in the exceptions interrupt control register. In this situation, SCNT and ACNT continue to be executed using the maximum APCNT period count.

## 20.4 N2HET Control Registers

[Table 20-13](#) summarizes all the N2HET registers. The base address for the control registers is FFF7 B800h for N2HET1 and FFF7 B900h for N2HET2.

**Table 20-13. N2HET Registers**

Offset	Acronym	Register Description	Section
00	HETGCR	Global Configuration Register	<a href="#">Section 20.4.1</a>
04h	HETPFR	Prescale Factor Register	<a href="#">Section 20.4.2</a>
08h	HETADDR	NHET Current Address Register	<a href="#">Section 20.4.3</a>
0Ch	HETOFF1	Offset Index Priority Level 1 Register	<a href="#">Section 20.4.4</a>
10h	HETOFF2	Offset Index Priority Level 2 Register	<a href="#">Section 20.4.5</a>
14h	HETINTENAS	Interrupt Enable Set Register	<a href="#">Section 20.4.6</a>
18h	HETINTENAC	Interrupt Enable Clear Register	<a href="#">Section 20.4.7</a>
1Ch	HETEXC1	Exception Control Register 1	<a href="#">Section 20.4.8</a>
20h	HETEXC2	Exception Control Register 2	<a href="#">Section 20.4.9</a>
24h	HETPRY	Interrupt Priority Register	<a href="#">Section 20.4.10</a>
28h	HETFLG	Interrupt Flag Register	<a href="#">Section 20.4.11</a>
2Ch	HETAND	AND Share Control Register	<a href="#">Section 20.4.12</a>
34h	HETHRSH	HR Share Control Register	<a href="#">Section 20.4.13</a>
38h	HETXOR	HR XOR-Share Control Register	<a href="#">Section 20.4.14</a>
3Ch	HETREQENS	Request Enable Set Register	<a href="#">Section 20.4.15</a>
40h	HETREQENC	Request Enable Clear Register	<a href="#">Section 20.4.16</a>
44h	HETREQDS	Request Destination Select Register	<a href="#">Section 20.4.17</a>
4Ch	HETDIR	NHET Direction Register	<a href="#">Section 20.4.18</a>
50h	HETDIN	NHET Data Input Register	<a href="#">Section 20.4.19</a>
54h	HETDOUT	NHET Data Output Register	<a href="#">Section 20.4.20</a>
58h	HETDSET	NHET Data Set Register	<a href="#">Section 20.4.21</a>
5Ch	HETDCLR	NHET Data Clear Register	<a href="#">Section 20.4.22</a>
60h	HETPDR	NHET Open Drain Register	<a href="#">Section 20.4.23</a>
64h	HETPULDIS	NHET Pull Disable Register	<a href="#">Section 20.4.24</a>
68h	HETPSL	NHET Pull Select Register	<a href="#">Section 20.4.25</a>
74h	HETPCR	Parity Control Register	<a href="#">Section 20.4.26</a>
78h	HETPAR	Parity Address Register	<a href="#">Section 20.4.27</a>
7Ch	HETPPR	Parity Pin Register	<a href="#">Section 20.4.28</a>
80h	HETSFPRLD	Suppression Filter Preload Register	<a href="#">Section 20.4.29</a>
84h	HETSFENA	Suppression Filter Enable Register	<a href="#">Section 20.4.30</a>
8Ch	HETLBSEL	Loop Back Pair Select Register	<a href="#">Section 20.4.31</a>
90h	HETLBPDIR	Loop Back Pair Direction Register	<a href="#">Section 20.4.32</a>
94h	HETPINDIS	NHET Pin Disable Register	<a href="#">Section 20.4.33</a>

#### 20.4.1 Global Configuration Register (HETGCR)

N2HET1: offset = FFF7 B800h; N2HET2: offset = FFF7 B900h

**Figure 20-35. Global Configuration Register (HETGCR)**

31	25	24	23	22	21	20	19	18	17	16
Reserved	HET PIN ENA	Rsvd.		MP	Reserved	PPF	IS	CMS		
R-0	R/W-1	R-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	1	0
15	Reserved								TO	
	R-0									R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-14. Global Configuration Register (HETGCR) Field Descriptions**


Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	HET PIN ENA	0	Enables the output buffers of the pin structures depending on the value of nDIS and DIR.x when PINDIS.x is set.  <b>Note:</b> This bit will automatically get cleared when nDIS pin (input port) value is "0". No affect on the pin output buffer structure. 1 Enables the pin output buffer structure when DIR = output, PINDIS.x is set and nDIS = 1.
23	Reserved	0	Read returns 0. Writes have no effect.
22-21	MP	0 1h 2h 3h	Master Priority  The NHET can prioritize master accesses to N2HET RAM between the HET Transfer Unit and another arbiter, which outputs the access of one of the remaining masters. The MP bits allow the following selections:  0 The HTU has lower priority to access the N2HET RAM than the arbiter output. 1h The HTU has higher priority to access the N2HET RAM than the arbiter output. 2h The HTU and the arbiter output use a round robin scheme to access the N2HET RAM. 3h Reserved
20-19	Reserved	0	Read returns 0. Writes have no effect.
18	PPF	0 (TO = 0) 0 (TO = 1) 1 (TO = 0) 1 (TO = 1)	Protect Program Fields  The PPF bit together with the Turn On/Off bit (TO) allows to protect the program fields of all instructions in N2HET RAM.  0 (TO = 0) All masters can read and write the program fields. 0 (TO = 1) All masters can read and write the program fields. 1 (TO = 0) All masters can read and write the program fields. 1 (TO = 1) The program fields are readable but not writable for all masters, which could access the N2HET RAM. Possible masters are the CPU, HTU, DMA and a secondary CPU (if available). Writes initiated by these masters are discarded.
17	IS	0 1	Ignore Suspend  When Ignore Suspend = 0, the timer operation is stopped on suspend (the current timer instruction is completed). Timer RAM can be freely accessed during suspend. When set to 1, the suspend is ignored and the N2HET continues operating.  0 N2HET stops when in suspend mode. 1 N2HET ignores suspend mode and continues operation.
16	CMS	0 1	Clk_master/slave  This bit is used to synchronize multi-N2HETs. If set (N2HET is master), the N2HET outputs a signal to synchronize the prescalers of the slave N2HET. By default, this bit is reset, which means a slave configuration.  <b>Note:</b> This bit must be set to one (1) for single-N2HET configuration. 0 N2HET is configured as a slave. 1 N2HET is configured as a master.
15-1	Reserved	0	Read returns 0. Writes have no effect.

**Table 20-14. Global Configuration Register (HETGCR) Field Descriptions (continued)**

Bit	Field	Value	Description
0	TO		<p>Turn On/Off</p> <p>When TO = 0, the timer program stops executing. Turn-off is automatically delayed until the current timer program loop is completed. Turn-off does not affect the content of the timer RAM, ALU registers, or control registers. Turn-off resets all flags.</p> <p>TO does not affect the state of the pins. You must set/reset the timer pins when they are turned off, or re-initialize the timer RAM and control registers before a reset. After a device reset, the timer is turned off by default.</p> <p>When TO = 1, timer program execution starts synchronously to the Loop clock. In case of multiple N2HETs configuration, the slave N2HETs are waiting for the loop clock to come from the master before starting execution. Then, the timer address points automatically address 00h (corresponding to program start).</p> <p>0 N2HET is OFF. 1 N2HET is ON.</p>

#### 20.4.2 Prescale Factor Register (HETPFR)

**N2HET1:** offset = FFF7 B804h; **N2HET2:** offset = FFF7 B904h

**Figure 20-36. Prescale Factor Register (HETPFR)**

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 20-15. Prescale Factor Register (HETPFR) Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	Read returns 0. Writes have no effect.
10-8	LRPFC		<p>Loop Resolution Pre-scale Factor Code</p> <p>LRPFC determines the loop resolution prescale divide rate (lr). See <a href="#">Table 20-5</a>.</p>
7-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	HRPFC		<p>High Resolution Pre-scale Factor Code</p> <p>HRPFC determines the high resolution prescale divide rate (hr). See <a href="#">Table 20-5</a>.</p>

#### 20.4.3 N2HET Current Address Register (HETADDR)

**N2HET1:** offset = FFF7 B808h; **N2HET2:** offset = FFF7 B908h

Figure 20-37. N2HET Current Address (HETADDR)

31	Reserved		16
R-0			
15	9	8	0
Reserved		HETADDR	
R-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 20-16. N2HET Current Address (HETADDR) Field Descriptions

Bit	Field	Value	Description
31-9	Reserved	0	Read returns 0. Writes have no effect.
8-0	HETADDR		N2HET Current Address Read: Returns the current N2HET program address. Write: Writes have no effect.

#### 20.4.4 Offset Index Priority Level 1 Register (HETOFF1)

**N2HET1:** offset = FFF7 B80Ch; **N2HET2:** offset = FFF7 B90Ch

Figure 20-38. Offset Index Priority Level 1 Register (HETOFF1)

31	Reserved		16
R-0			
15	6	5	0
Reserved		OFFSET1	
R-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 20-17. Offset Index Priority Level 1 Register (HETOFF1) Field Descriptions


Bit	Field	Value	Description
31-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	OFFSET1		HETOFF1[5:0] indexes the currently pending high-priority interrupt. Offset values and sources are listed below and the interrupt encoding format is presented in <a href="#">Table 20-18</a> . Read: Read of these bits determines the pending N2HET interrupt. Write: Writes have no effect. <b>Note:</b> In any read operation mode, the corresponding flag (in the HETFLG) is also cleared. In Emulation mode the corresponding flag is not cleared.

**Table 20-18. Interrupt Offset Encoding Format**

Source No.	Offset Value
No interrupt	0
Instruction 0, 32, 64...	1
Instruction 1, 33, 65...	2
:	:
Instruction 31, 63, 95...	32
Program Overflow	33
APCNT Underflow	34
APCNT Overflow	35

#### 20.4.5 Offset Index Priority Level 2 Register (HETOFF2)

N2HET1: offset = FFF7 B810h; N2HET2: offset = FFF7 B910h

**Figure 20-39. Offset Index Priority Level 2 Register (HETOFF2)**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-19. Offset Index Priority Level 2 Register (HETOFF2) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	OFFSET2		HETOFF2[5:0] indexes the currently pending low-priority interrupt. Offset values and sources are listed above and the interrupt encoding format is presented in <a href="#">Table 20-18</a> . Read: Read of these bits determines the pending N2HET interrupt. Write: Writes have no effect. <b>Note:</b> In any read operation mode, the corresponding flag (in the HETFLG) is also cleared. In Emulation mode the corresponding flag is not cleared.

#### 20.4.6 Interrupt Enable Set Register (HETINTENAS)

N2HET1: offset = FFF7 B814h; N2HET2: offset = FFF7 B914h

**Figure 20-40. Interrupt Enable Set Register (HETINTENAS)**

31	HETINTENAS	16
	R/W-0	
15	HETINTENAS	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-20. Interrupt Enable Set Register (HETINTENAS) Field Descriptions**

Bit	Field	Value	Description
31-0	HETINTENAS		<p>Interrupt Enable Set bits. HETINTENAS is readable and writable in any operation mode.</p> <p>Writing a one to bit x enables the interrupts of the N2HET instructions at N2HET addresses x+0, x+32, x+64... Generating an interrupt requires to set bit x in HETINTENAS and to enable the interrupt bit in one of the instructions at addresses x+0, x+32, x+64... To avoid ambiguity only one of the instructions x+0, x+32, x+64... should have the interrupt enable bit (inside the instruction) set. Writing a zero to HETINTENAS has no effect.</p> <p>When reading from HETINTENAS bit x gives the information, if N2HET instructions x+0, x+32, x+64... have the interrupt enabled or disabled.</p> <p>Read: Interrupt is disabled. Write: Writes have no effect.</p> <p>0 1</p> <p>Read: Interrupt is enabled. Write: Interrupt will be enabled.</p>

#### 20.4.7 Interrupt Enable Clear Register (HETINTENAC)

N2HET1: offset = FFF7 B818h; N2HET2: offset = FFF7 B918h

**Figure 20-41. Interrupt Enable Clear (HETINTENAC)**

31	HETINTENAC	16
	R/W-0	
15	HETINTENAC	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-21. NHET Interrupt Enable Clear (HETINTENAC) Field Descriptions**

Bit	Field	Value	Description
31-0	HETINTENAC		<p>Interrupt Enable Clear bits. HETINTENAC is readable and writable in any operation mode.</p> <p>Writing a one to bit x disables the interrupts of the N2HET instructions at N2HET addresses x+0, x+32, x+64... (See also description in <a href="#">Table 20-20</a>). Writing a zero to HETINTENAC has no effect.</p> <p>When reading from HETINTENAC bit x gives the information, if N2HET instructions x+0, x+32, x+64... have the interrupt enabled or disabled.</p> <p>Read: Interrupt is disabled. Write: Writes have no effect.</p> <p>0 1</p> <p>Read: Interrupt is enabled. Write: Interrupt will be enabled.</p>

### 20.4.8 Exception Control Register 1 (HETEXC1)

**N2HET1:** offset = FFF7 B81Ch; **N2HET2:** offset = FFF7 B91Ch

**Figure 20-42. Exception Control Register (HETEXC1)**

31			25		24
	Reserved			APCNT OVRL ENA	
	R-0			R/W-0	
23			17		16
	Reserved			APCNT UNRFL ENA	
	R-0			R/W-0	
15			9		8
	Reserved			PRGM OVRL ENA	
	R-0			R/W-0	
7		3	2	1	0
	Reserved		APCNT OVRL PRY	APCNT UNRFL PRY	PRGM OVRL PRY
	R-0		R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 20-22. Exception Control Register 1 (HETEXC1) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Read returns 0. Writes have no effect.
24	APCNT OVRL ENA	0	APCNT Overflow Enable
		1	APCNT overflow exception is not enabled. Enables the APCNT overflow exception.
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	APCNT UNRFL ENA	0	APCNT Underflow Enable
		1	APCNT underflow exception is not enabled. Enables the APCNT underflow exception.
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	PRGM OVRL ENA	0	Program Overflow Enable
		1	The program overflow exception is not enabled. Enables the program overflow exception.
7-3	Reserved	0	Read returns 0. Writes have no effect.
2	APCNT OVRL PRY	0	APCNT Overflow Exception Interrupt Priority
		1	Exception priority level 2 Exception priority level 1
1	APCNT UNRFL PRY	0	APCNT Underflow Exception Interrupt Priority
		1	Exception priority level 2 Exception priority level 1
0	PRGM OVRL PRY	0	ProgramOverflow Exception Interrupt Priority
		1	Exception priority level 2 Exception priority level 1

### 20.4.9 Exception Control Register 2 (HETEXC2)

**N2HET1:** offset = FFF7 B820h; **N2HET2:** offset = FFF7 B920h

**Figure 20-43. Exception Control Register 2 (HETEXC2)**



LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 20-23. Exception Control Register 2 (HETEXC2) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read returns 0. Writes have no effect.
8	DEBUG STATUS FLAG	0	Debug Status Flag. This flag is set when N2HET has stopped at a breakpoint. Also generates a debug request to halt the ARM CPU.
		0	Read: N2HET is either running, or stopped, flag cleared but not yet restarted. Write: No effect.
		1	Read: N2HET is stopped at a breakpoint. Write: Clears the bit. To restart N2HET clear this bit and then restart the ARM CPU. The N2HET and ARM CPU will start synchronously.
7-3	Reserved	0	Read returns 0. Writes have no effect.
2	APCNT OVRLF FLAG	0	APCNT Overflow Flag Read: Exception has not occurred since the flag was cleared. Write: No effect.
		1	Read: Exception has occurred since the flag was cleared. Write: Clears the bit.
1	APCNT UNRFL FLAG	0	APCNT Underflow Flag Read: Exception has not occurred since the flag was cleared. Write: No effect.
		1	Read: Exception has occurred since the flag was cleared. Write: Clears the bit.
0	PRGM OVERFL FLAG	0	Program Overflow Flag Read: Exception has not occurred since the flag was cleared. Write: No effect.
		1	Read: Exception has occurred since the flag was cleared Write: Clears the bit.

#### 20.4.10 Interrupt Priority Register (HETPRY)

**N2HET1:** offset = FFF7 B824h; **N2HET2:** offset = FFF7 B924h

**Figure 20-44. Interrupt Priority Register (HETPRY)**

31	HETPRY	16
	R/WP-0	
15	HETPRY	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 20-24. Interrupt Priority Register (HETPRY) Field Descriptions**

Bit	Field	Value	Description
31-0	HETPRY		HET Interrupt Priority Level bits Used to select the priority of any of the 32 potential interrupt sources coming from N2HET instructions.
		0	Interrupt priority level 2.
		1	Interrupt priority level 1.

#### 20.4.11 Interrupt Flag Register (HETFLG)

**N2HET1:** offset = FFF7 B828h; **N2HET2:** offset = FFF7 B928h

**Figure 20-45. Interrupt Flag Register (HETFLG)**

31	HETFLAG	16
	R/WC-0	
15	HETFLAG	0
	R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset; X = Unknown

**Table 20-25. Interrupt Flag Register (HETFLG) Field Descriptions**

Bit	Field	Value	Description
31-0	HETFLAG		Interrupt Flag Register Bits Bit x is set when an interrupt condition has occurred on one of the instructions x+0, x+32, x+64.... The flag position x (in the register) is decoded from the five LSBs of the instruction address that generated the interrupt. The hardware will set the flag only if the interrupt enable bit (in the corresponding instruction) is set. The flag will be set even if bit x in the Interrupt Enable Set Register (HETINTENAS) is not enabled. Enabling bit x in HETINTENAS is required if an interrupt should be generated.  Clearing the flag can be done by writing a one to the flag. Alternatively reading the corresponding Offset Index Priority Level 1 Register (HETOFF1) or Offset Index Priority Level 2 Register (HETOFF2) will automatically clear the flag.
		0	Read: No N2HET instruction with an interrupt has been reached since the flag was cleared. Write: No effect.
		1	Read: A N2HET instruction with an interrupt has been reached since the flag was cleared. Write: Clears the bit.

### 20.4.12 AND Share Control Register (HETAND)

N2HET1: offset = FFF7 B82Ch; N2HET2: offset = FFF7 B92Ch

**Figure 20-46. AND Share Control Register (HETAND)**

31	Reserved								16
R-0									
15	14	13	12	11	10	9	8		
ANDSHARE31/30	ANDSHARE29/28	ANDSHARE27/26	ANDSHARE25/24	ANDSHARE23/22	ANDSHARE21/20	ANDSHARE19/18	ANDSHARE17/16		
R/W-0									
7	6	5	4	3	2	1	0		
ANDSHARE15/14	ANDSHARE13/12	ANDSHARE11/10	ANDSHARE9/8	ANDSHARE7/6	ANDSHARE5/4	ANDSHARE3/2	ANDSHARE1/0		
R/W-0									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-26. AND Share Control Register (HETAND) Field Descriptions**

Bit	Field	Value	Description				
31-16	Reserved	0	Read returns 0. Writes have no effect.				
15-0	AND SHARE n+1 / n		<p>AND Share Enable</p> <p>Enable the AND sharing of the same pin for two HR structures. For example, if bit AND SHARE 1/0 is set, the pin HET[0] will then be commanded by a logical AND of both HR structures 0 and 1.</p> <p><b>Note:</b> If HR AND SHARE bits are used, pins not connected to HR structures (the odd number pin in each pair) can be accessed as general inputs/outputs.</p> <table> <tr> <td>0</td><td>HR Output of HET[n+1] and HET[n] are not AND shared</td></tr> <tr> <td>1</td><td>HR Output of HET[n+1] and HET[n] are AND shared onto pin HET[n]</td></tr> </table>	0	HR Output of HET[n+1] and HET[n] are not AND shared	1	HR Output of HET[n+1] and HET[n] are AND shared onto pin HET[n]
0	HR Output of HET[n+1] and HET[n] are not AND shared						
1	HR Output of HET[n+1] and HET[n] are AND shared onto pin HET[n]						

### 20.4.13 HR Share Control Register (HETHRSH)

**N2HET1:** offset = FFF7 B834h; **N2HET2:** offset = FFF7 B934h

**Figure 20-47. HR Share Control Register (HETHRSH)**

31	Reserved								16
R-0									
15	14	13	12	11	10	9	8		
HRSHARE31/30	HRSHARE29/28	HRSHARE27/26	HRSHARE25/24	HRSHARE23/22	HRSHARE21/20	HRSHARE19/18	HRSHARE17/16		
R/W-0									
7	6	5	4	3	2	1	0		
HRSHARE15/14	HRSHARE13/12	HRSHARE11/10	HRSHARE9/8	HRSHARE7/6	HRSHARE5/4	HRSHARE3/2	HRSHARE1/0		
R/W-0									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-27. HR Share Control Register (HETHRSH) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	HR SHARE n+1 / n	0 1	HR Share Bits Enables the share of the same pin for two HR structures. For example, if bit HR share 1/0 is set, the pin HET[0] will then be connected to both HR input structures 0 and 1. <b>Note:</b> If HR share bits are used, pins not connected to HR structures (the odd number pin in each pair) can be accessed as general inputs/outputs. 0: HR Input of HET[n+1] and HET[n] are not shared. 1: HR Input of HET[n+1] and HET[n] are shared; both measure pin HET[n]

#### 20.4.14 XOR Share Control Register (HETXOR)

N2HET1: offset = FFF7 B838h; N2HET2: offset = FFF7 B938h

**Figure 20-48. XOR Share Control Register (HETXOR)**

31	Reserved								16
R-0									
15	14	13	12	11	10	9	8		
XORSHARE31/30	XORSHARE29/28	XORSHARE27/26	XORSHARE25/24	XORSHARE23/22	XORSHARE21/20	XORSHARE19/18	XORSHARE17/16		
R/W-0									
7	6	5	4	3	2	1	0		
XORSHARE15/14	XORSHARE13/12	XORSHARE11/10	XORSHARE9/8	XORSHARE7/6	XORSHARE5/4	XORSHARE3/2	XORSHARE1/0		
R/W-0									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-28. XOR Share Control Register (HETXOR) Field Descriptions**

Bit	Field	Value	Description				
31-16	Reserved	0	Read returns 0. Writes have no effect.				
15-0	XOR SHARE n+1 / n		<p>XOR Share Enable</p> <p>Enable the XOR-share of the same pin for two output HR structures. For example, if bit XOR SHARE 1/0 is set, the pin HET[0] will then be commanded by a logical XOR of both HR structures 0 and 1.</p> <p><b>Note:</b> If XOR share bits are used, pins not connected to HR structures (the odd number pin in each pair) can be accessed as general inputs/outputs.</p> <table> <tr> <td>0</td><td>HR Output of HET[n+1] and HET[n] are not XOR shared</td></tr> <tr> <td>1</td><td>HR Output of HET[n+1] and HET[n] are XOR shared onto pin HET[n]</td></tr> </table>	0	HR Output of HET[n+1] and HET[n] are not XOR shared	1	HR Output of HET[n+1] and HET[n] are XOR shared onto pin HET[n]
0	HR Output of HET[n+1] and HET[n] are not XOR shared						
1	HR Output of HET[n+1] and HET[n] are XOR shared onto pin HET[n]						

#### 20.4.15 Request Enable Set Register (HETREQENS)

**N2HET1:** offset = FFF7 B83Ch; **N2HET2:** offset = FFF7 B93Ch

**Figure 20-49. Request Enable Set Register (HETREQENS)**

31	Reserved								8
R-0									
7	6	5	4	3	2	1	0		
REQ ENA 7	REQ ENA 6	REQ ENA 5	REQ ENA 4	REQ ENA 3	REQ ENA 2	REQ ENA 1	REQ ENA 0		
R/W-0									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-29. Request Enable Set Register (HETREQENS) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	REQ ENA n	0	Request Enable Bits Read: Returns the information that request line n is disabled. Write: Writing a 0 has no effect.
		1	Read: Returns the information that request line n is enabled. Write: Writing a 1 to bit n enables the N2HET request line n. <b>Note:</b> The request line can trigger a DMA control packet (DMA channel), an HTU double control packet (DCP) or both simultaneously. The HETREQDS register determines to which module(s) the N2HET request line n is assigned. <b>Note:</b> A disabled request line does not memorize old requests. So there are no pending requests to service after enabling request line n.

#### 20.4.16 Request Enable Clear Register (HETREQENC)

**N2HET1:** offset = FFF7 B840h; **N2HET2:** offset = FFF7 B940h

**Figure 20-50. Request Enable Clear Register (HETREQENC)**

31	Reserved								8
R-0									
7	6	5	4	3	2	1	0		
REQ DIS 7	REQ DIS 6	REQ DIS 5	REQ DIS 4	REQ DIS 3	REQ DIS 2	REQ DIS 1	REQ DIS 0		
R/W-0									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-30. Request Enable Clear Register (HETREQENC) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	REQ DIS n	0	Request Disable Bits Read: Returns the information that request line n is disabled. Write: Writing a 0 has no effect.
		1	Read: Returns the information that request line n is enabled. Write: Writing a 1 to bit n disables the N2HET request line n.

#### 20.4.17 Request Destination Select Register (HETREQDS)

N2HET1: offset = FFF7 B844h; N2HET2: offset = FFF7 B944h

**Figure 20-51. Request Destination Select Register (HETREQDS) [offset = FFF7 B844h]**

31	24	23	22	21	20	19	18	17	16
Reserved	TDBS 7	TDBS 6	TDBS 5	TDBS 4	TDBS 3	TDBS 2	TDBS 1	TDBS 0	
R-0	R/W-0	R/W-0							
15	8	7	6	5	4	3	2	1	0
Reserved	TDS 7	TDS 6	TDS 5	TDS 4	TDS 3	TDS 2	TDS 1	TDS 0	
R-0	R/W-0	R/W-0							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-31. Request Destination Select Register (HETREQDS) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Read returns 0. Writes have no effect.
23-16	TDBS n	0	HTU, DMA or Both Select Bits N2HET request line n is assigned to the module specified by TDS bit n.
		1	N2HET request line n is assigned to both DMA and HTU. TDS bit n is ignored in this case.
15-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	TDS n	0	HTU or DMA Select Bits <b>Note:</b> It must be ensured in the N2HET program, that one request line is triggered by only one N2HET instruction. N2HET request line n is assigned to HTU (TDBS bit n is zero).
		1	N2HET request line n is assigned to DMA (TDBS bit n is zero).

---


**NOTE:** Please refer to the device data sheet how each of the 8 N2HET request lines are connected to these modules. See also [Section 20.2.9](#).

---

#### **20.4.18 NHET Direction Register (HETDIR)**

**N2HET1:** offset = FFF7 B84Ch; **N2HET2:** offset = FFF7 B94Ch

**Figure 20-52. N2HET Direction Register (HETDIR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-32. N2HET Direction Register (HETDIR) Field Descriptions**

Bit	Field	Value	Description
31-0	HETDIR n	0 1	Data direction of NHET pins Pin HET[n] is an input (and its output buffer is tristated) Pin HET[n] is an output

---

**NOTE:** [Table 20-9](#) shows how the register bits of DIR, PULDIS and PULSEL are affecting the N2HET pins.

---

#### 20.4.19 N2HET Data Input Register (HETDIN)

**N2HET1:** offset = FFF7 B850h; **N2HET2:** offset = FFF7 B950h

**Figure 20-53. N2HET Data Input Register (HETDIN)**

31	HETDIN	16
	R-x	
15	HETDIN	0
	R-x	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset;

**Table 20-33. N2HET Data Input Register (HETDIN) Field Descriptions**

Bit	Field	Value	Description
31-0	HETDIN n	0 1	Data input. This bit displays the logic state of the pin. Pin HET[n] is at logic low (0) Pin HET[n] is at logic high (1)

#### 20.4.20 N2HET Data Output Register (HETDOUT)

**N2HET1:** offset = FFF7 B854h; **N2HET2:** offset = FFF7 B954h

**Figure 20-54. N2HET Data Output Register (HETDOUT)**

31	HETDOUT	16
	R/W-0	
15	HETDOUT	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-34. N2HET Data Output Register (HETDOUT) Field Descriptions**

Bit	Field	Value	Description
31-0	HETDOUT n	0 1	Data out write. Writes to this bit will only take effect when the pin is configured as an output. The current logic state of the pin will be displayed by this bit even when the pin state is changed by writing to HETDSET or HETDCLR. Pin HET[n] is at logic low (0). Pin HET[n] is at logic high (1) if the HETPDR[n] bit = 0 or the output is in high impedance state if the HETPDR[n] bit = 1

#### 20.4.21 NNET Data Set Register (HETDSET)

**N2HET1:** offset = FFF7 B858h; **N2HET2:** offset = FFF7 B958h

**Figure 20-55. N2HET Data Set Register (HETDSET)**

31	HETDSET	16
	R/WS-0	
15	HETDSET	0
	R/WS-0	

LEGEND: R/W = Read/Write; R = Read only; S = Set; -n = value after reset

**Table 20-35. N2HET Data Set Register (HETDSET) Field Descriptions**

Bit	Field	Value	Description
31-0	HETDSET n		This register allows bits of HETDOUT to be set while avoiding the pitfalls of a readmodify- write sequence in a multitasking environment.  Bits written as a logic 1 set the same bit in the HETDOUT register; while bits written as logic 0 leave the same bit in HETDOUT unchanged. Reads from this address return the value of the HETDOUT register.
		0	Write: HETDOUT[n] unchanged.
		1	Write: HETDOUT[n] is set.

#### 20.4.22 N2HET Data Clear Register (HETDCLR)

**N2HET1:** offset = FFF7 B85Ch; **N2HET2:** offset = FFF7 B95Ch

**Figure 20-56. N2HET Data Clear Register (HETDCLR)**

31	HETDCLR	16
	R/WC-0	
15	HETDCLR	0
	R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 20-36. N2HET Data Clear Register (HETDCLR) Field Descriptions**

Bit	Field	Value	Description
31-0	HETDCLR n		This register allows bits of HETDOUT to be cleared while avoiding the pitfalls of a read-modify-write sequence in a multitasking environment.  Bits written as a logic 1 clear the same bit in the HETDOUT register; while bits written as logic 0 leave the same bit in HETDOUT unchanged. Reads from this address return the value of the HETDOUT register.
		1	Write: HETDOUT[n] unchanged.
		0	Write: HETDOUT[n] is cleared.

#### 20.4.23 N2HET Open Drain Register (HETPDR)

Values in this register enable or disable the open drain capability of the data pins.  
**N2HET1:** offset = FFF7 B860h; **N2HET2:** offset = FFF7 B960h

**Figure 20-57. N2HET Open Drain Register (HETPDR)**

31	HETPDR	16
	R/W-0	
15	HETPDR	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-37. N2HET Open Drain Register (HETPDR) Field Descriptions**

Bit	Field	Value	Description
31-0	HETPDR n	0 1	Open drain control for HET[n] pins  The pin is configured in push/pull mode.  The pin is configured in open drain mode. The HETDOUT register controls the state of the output buffer:  HETDOUT[n] = 0 The output buffer of pin HET[n] is driven low. HETDOUT[n] = 1 The output buffer of pin HET[n] is tristated.

#### 20.4.24 N2HET Pull Disable Register (HETPULDIS)

Values in this register enable or disable the pull-up/-down functionality of the pins.  
**N2HET1:** offset = FFF7 B864h; **N2HET2:** offset = FFF7 B964h

**Figure 20-58. N2HET Pull Disable Register (HETPULDIS)**

31	HETPULDIS	16
	R/W-n	
15	HETPULDIS	0
	R/W-n	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; n is device dependent, see device specific data sheet

**Table 20-38. N2HET Pull Disable Register (HETPULDIS) Field Descriptions**

Bit	Field	Value	Description
31-0	HETPULDIS n	0 1	Pull disable for N2HET pins  The pull functionality is enabled on pin HET[n].  The pull functionality is disabled on pin HET[n].

**NOTE:** See device data sheet for which pins provide programmable pullups/pulldowns.

[Table 20-9](#) shows how the register bits of HETDIR, HETPULDIS and HETPSL are affecting the N2HET pins.

### 20.4.25 N2HET Pull Select Register (HETPSL)

Values in this register select the pull-up or pull-down functionality of the pins.  
**N2HET1:** offset = FFF7 B868h; **N2HET2:** offset = FFF7 B968h

**Figure 20-59. N2HET Pull Select Register (HETPSL)**

31		16
	HETPSL	
	R/W-0	
15		0
	HETPSL	
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-39. N2HET Pull Select Register (HETPSL) Field Descriptions**

Bit	Field	Value	Description
31-0	HETPSL n	0 1	Pull select for NHET pins  The pull down functionality is enabled if corresponding bit in HETPULDIS is 0.  The pull up functionality is enabled if corresponding bit in HETPULDIS is 0.

**NOTE:** See device data sheet for which pins provide programmable pullups/pulldowns.

[Table 20-9](#) shows how the register bits of HETDIR, HETPULDIS and HETPSL are affecting the N2HET pins.

The information of this register is also used to define the pin states after a parity error:

After a parity error all N2HET pins, which are

1. Defined as output pins in the HETDIR register
2. Not defined as open drain pins (with the HETPDR register)
3. Selected with the HETPPR register, will remain outputs, but automatically change their levels in the following way:
  - If the HETPSL register specifies 0 for the pin, it will switch to low level.
  - If the HETPSL register specifies 1 for the pin, it will switch to high level.

This behavior is independent of the value, which register HETPULDIS specifies for the corresponding pin.

#### 20.4.26 Parity Control Register (HETPCR)

N2HET1: offset = FFF7 B874h; N2HET2: offset = FFF7 B974h

**Figure 20-60. Parity Control Register (HETPCR)**

31	Reserved								16
	R-0								
15	Reserved	9	8	7	4	3	0		
	R-0	TEST			Reserved	PARITY_ENA			R/WP-5h

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 20-40. Parity Control Register (HETPCR) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read returns 0. Writes have no effect.
8	TEST	0	Test Bit. When this bit is set, the parity bits are mapped into the peripheral RAM frame to make them accessible by the CPU.  Read: Parity bits are not memory mapped. Write: Disable mapping.
		1	Read: Parity bits are memory mapped. Write: Enable mapping.
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	PARITY_ENA	5h	Enable/disable parity checking. This bit field enables or disables the parity check on read operations and the parity calculation on write operations. If parity checking is enabled and a parity error is detected the N2HET_UERR signal is activated.  Read: Parity check is disabled. Write: Disable checking.
		Others	Read: Parity check is enabled. Write: Enable checking.

---

**NOTE:** It is recommended to write an "Ah" to enable error detection, to guard against soft errors flipping PARITY\_ENA to a disable state.

---

### 20.4.27 Parity Address Register (HETPAR)

**N2HET1:** offset = FFF7 B878h; **N2HET2:** offset = FFF7 B978h

**Figure 20-61. Parity Address Register (HETPAR)**

31													16
Reserved													
15	13	14											2      1      0
Reserved				PAOFF				R-X				R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; X = Value unchanged after reset

**Table 20-41. Parity Address Register (HETPAR) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Read returns 0. Writes have no effect.
12-2	PAOFF		Parity Error Address Offset. This register holds the offset address of the first parity error, which is detected in N2HET RAM. This error address is frozen from being updated until it is read by the CPU. During emulation mode, this address is frozen even when read. In case of a N2HET RAM parity error, PAOFF will contain the offset address of the erroneous 32-bit N2HET RAM field counted from the beginning of the N2HET RAM. Examples: The 32-bit program field of instruction 0 will return 0, the 32-bit control field of instruction 0 will return 1, ..., the 32-bit control field of instruction 1 will return 5, and so on. Read: Returns the offset address of the erroneous 32-bit word in bytes from the beginning of the N2HET RAM. Write: Writes have no effect.
1-0	Reserved	0	Read returns 0. Writes have no effect.

---

**NOTE:** The Parity Error Address Register will not be reset, neither by PORRST nor by any other reset source.

---

### 20.4.28 Parity Pin Register (HETPPR)

N2HET1: offset = FFF7 B87Ch; N2HET2: offset = FFF7 B97Ch

**Figure 20-62. Parity Pin Register (HETPPR)**

31	HETPPR	16
	R/W-0	
15	HETPPR	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-42. Parity Pin Register (HETPPR) Field Descriptions**

Bit	Field	Value	Description
31-0	HETPPR n	0	NHET Parity Pin Select Bits - Allows HET[n] pins to be configured to drive to a known state when an N2HET parity error is detected.  Pin HET[n] is not affected by the detection of an N2HET parity error.

**Table 20-43. Known State on Parity Error**

HETDIR[n]	HETPDR[n]	HETPSL[n]	Known State on Parity Error
0	x	x	High Impedance
1	0	0	Drive Logic 0
1	0	1	Drive Logic 1
1	1	x	High Impedance

#### 20.4.29 Suppression Filter Preload Register (HETSFPRLD)

N2HET1: offset = FFF7 B880h; N2HET2: offset = FFF7 B980h

**Figure 20-63. Suppression Filter Preload Register (HETSFPRLD)**

31	Reserved	18	17	16
		CCDIV		
	R-0			R/W-0
15	10      9			0
	Reserved	CPRLD		
	R-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-44. Suppression Filter Preload Register (HETSFPRLD) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Read returns 0. Writes have no effect.
17-16	CCDIV		Counter Clock Divider CCDIV determines the ratio between the counter clock and VCLK2.  0      CCLK = VCLK2 1h     CCLK = VCLK2 / 2 2h     CCLK = VCLK2 / 3 3h     CCLK = VCLK2 / 4
15-10	Reserved	0	Read returns 0. Writes have no effect.
9-0	CPRLD		Counter Preload Value CPRLD contains the preload value for the counter clock.

#### 20.4.30 Suppression Filter Enable Register (HETSFENA)

N2HET1: offset = FFF7 B884h; N2HET2: offset = FFF7 B984h

**Figure 20-64. Suppression Filter Enable Register (HETSFENA)**

31	HETSFENA	16
	R/W-0	
15	HETSFENA	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-45. Suppression Filter Enable Register (HETSFENA) Field Descriptions**

Bit	Field	Value	Description
31-0	HETSFENA n		Suppression Filter Enable Bits  <b>Note:</b> If the pin is configured as an output by the N2HET Direction Register (HETDIR), the filter is automatically disabled independent on the bit in HETSFENA.
		0	The input noise suppression filter for pin HET[n] is disabled.
		1	The input noise suppression filter for pin HET[n] is enabled.

#### 20.4.31 Loop Back Pair Select Register (HETLBPSEL)

N2HET1: offset = FFF7 B88Ch; N2HET2: offset = FFF7 B98Ch

**Figure 20-65. Loop Back Pair Select Register (HETLBPSEL)**

31	30	29	28	27	26	25	24
LBPTYPE31/30	LBPTYPE29/28	LBPTYPE27/26	LBPTYPE25/24	LBPTYPE23/22	LBPTYPE21/20	LBPTYPE19/18	LBPTYPE17/16
R/W-0							
23	22	21	20	19	18	17	16
LBPTYPE15/14	LBPTYPE13/12	LBPTYPE11/10	LBPTYPE9/8	LBPTYPE7/6	LBPTYPE5/4	LBPTYPE3/2	LBPTYPE1/0
R/W-0							
15	14	13	12	11	10	9	8
LBPSEL 31/30	LBPSEL 29/28	LBPSEL 27/26	LBPSEL 25/24	LBPSEL 23/22	LBPSEL 21/20	LBPSEL 19/18	LBPSEL 17/16
R/W-0							
7	6	5	4	3	2	1	0
LBPSEL 15/14	LBPSEL 13/12	LBPSEL 11/10	LBPSEL 9/8	LBPSEL 7/6	LBPSEL 5/4	LBPSEL 3/2	LBPSEL 1/0
R/W-0							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-46. Loop Back Pair Select Register (HETLBPSEL) Field Descriptions**

Bit	Field	Value	Description
31-16	LBPTYPE n+1 / n	0	Loop Back Pair Type Select Bits
			These bits are valid only when IODFT mode is enabled (HETLBDIR[19:16] = "1010"). Digital loopback is selected for HR structures on pins HET[n+1] and HET[n]. Analog loopback is selected for HR structures on pins HET[n+1] and HET[n].
15-0	LBPSEL n+1 / n		Loop Back Pair Select Bits These bits are valid only when IODFT mode is enabled (HETLBDIR[19:16] = "Ah"). If bit x is set, the HR structures on pins HET[n+1] and HET[n] are connected in a loop back mode. The direction is given by LBPDIR n+1/n and type is selected by LBPTYPE n+1/n. The pin which is not driven by the N2HET pin actions can still be used as normal GIO pin.

#### 20.4.32 Loop Back Pair Direction Register (HETLBPDIR)

**N2HET1:** offset = FFF7 B890h; **N2HET2:** offset = FFF7 B990h

**Figure 20-66. Loop Back Pair Direction Register (HETLBPDIR)**

31	Reserved								20	19	16
R-0								IODFTENA			
15	14	13	12	11	10	9	8	R/WP-5h			
LBDIR 31/30	LBDIR 29/28	LBDIR 27/26	LBDIR 25/24	LBDIR 23/22	LBDIR 21/20	LBDIR 19/18	LBDIR 17/16	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0	R/W-0	R/W-0	R/W-0	R/W-0
LBDIR 15/14	LBDIR 13/12	LBDIR 11/10	LBDIR 9/8	LBDIR 7/6	LBDIR 5/4	LBDIR 3/2	LBDIR 1/0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 20-47. Loop Back Pair Direction Register (HETLBPDIR) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	IODFTENA	5h Others	Module IODFT Enable Key Reset Value is 5h (I/O DFT is enabled). I/O DFT is enabled. I/O DFT is disabled.
15-0	LBDIR n+1 / n	0 1	Loop Back Pair Direction Bits The HR structures on pins HET[n+1] and HET[n] are internally connected with HET[n] as input and HET[n+1] as output. The HR structures on pins HET[n+1] and HET[n] connected with HET[n] as output and HET[n+1] as input.

**NOTE:** The loop back direction can be selected independent on the HETDIR register setting.

#### 20.4.33 N2HET Pin Disable Register (HETPINDIS)

**N2HET1:** offset = FFF7 B894h; **N2HET2:** offset = FFF7 B994h

**Figure 20-67. N2HET Pin Disable Register (HETPINDIS)**

31	HETPINDIS		16
R/W-0			
15	HETPINDIS		0
R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-48. NHET Pin Disable Register (HETPINDIS) Field Descriptions**

Bit	Field	Value	Description
31-0	HETPINDIS n	0 1	N2HET Pin Disable Bits Logic low: No affect on the output buffer enable of the pin (is controlled by the value of the HETDIR[n] bit). Logic high: Output buffer of the pin is enabled if pin nDIS = 1, HET PIN ENA = 1 and HETDIR = 1, or else disabled if nDIS = 0 or HETDIR = 0 or HET PIN ENA = 0.

## 20.5 Instruction Set

### 20.5.1 Instruction Summary

Table 20-49 presents a list of the instructions in the N2HET instruction set. The pages following describe each instruction in detail.

**Table 20-49. Instruction Summary**

Abbreviation	Instruction Name	Opcode	Sub-Opcode	Cycles <sup>(1)</sup>
ACMP	Angle Compare	Ch	-	1
ACNT	Angle Count	9h	-	2
ADCNST	Add Constant	5h	-	2
ADC	Add with Carry and Shift	4h	C[25:23]=001, C5 = 1	1 - 3
ADD	Add and Shift	4h	C[25:23]=011, C5 = 1	1 - 3
ADM32	Add Move 32	4h	C[25:23]=000, C5 = 1	1 - 2
AND	Bitwise AND and Shift	4h	C[25:23]=010, C5 = 1	1 - 3
APCNT	Angle Period Count	Eh	-	1 - 2
BR	Branch	Dh	-	1
CNT	Count	6h	-	1 - 2
DADM64	Data Add Move 64	2h	-	2
DJZ	Decrement and Jump if -zero	Ah	P[7:6] = 10	1
ECMP	Equality Compare	0h	C[6:5] = 00	1
ECNT	Event Count	Ah	P[7:6] = 01	1
MCMP	Magnitude Compare	0h	C[6] = 1	1
MOV32	Move 32	4h	C[5] = 0	1 - 2
MOV64	Move 64	1h	-	1
PCNT	Pulse/Period Count	7h	-	1
PWCNT	Pulse Width Count	Ah	P[7:6]=11	1
RADM64	Register Add Move 64	3h	-	1
RCNT	Ratio Count	Ah	P[7:6]=00, P[0]=1	3
SBB	Subtract with Borrow and Shift	4h	C[25:23] =110 C[5] =1	1 - 3
SCMP	Sequence Compare	0h	C[6:5] = 01	1
SCNT	Step Count	Ah	P[7:6] = 00, P[0] = 0	3
SHFT	Shift	Fh	C[3]=0	1
SUB	Subtract and Shift	4h	C[25:23]=101, C[5] = 1	1 - 3
WCAP	Software Capture Word	Bh	-	1
WCAPE	Software Capture Word and Event Count	8h	-	1
XOR	Bitwise Exclusive-Or and Shift	4h	C[25:23] , C[5] = 1	1 - 3

<sup>(1)</sup> Cycles refers to the clock cycle of the N2HET module; which on most devices is VCLK2. (Check the device datasheet description of clock domains to confirm). If the high resolution prescale value is set to /1, then this is also the same as the number of HR clock cycles.

**Table 20-50. FLAGS Generated by Instruction**

Abbreviation	Flag Name	Set/Reset by	Used by
C	Carry Flag	ADC, ADD, AND, OR, RCNT, SBB, SUB, XOR	ADC, BR, SBB
N	Negative Flag	ADC, ADD, AND, OR, SBB, SUB, XOR	BR
V	Overflow Flag	ADC, ADD, AND, OR, SBB, SUB, XOR	BR
Z	Zero flag	ACNT, ADC, ADD, AND, APCNT, CNT, OR, PCNT, SBB, SCNT, SHFT, XOR,	ACMP, ACNT, BR, ECMP, MCMP, MOV32, RCNT, SCMP, SHFT
X	Angle Compare Match Flag	ACMP	SCMP
SWF 0-1	Step width flags	SCNT	ACNT
NAF	New Angle Flag	ACNT	NAF_global
NAF_global	New Angle flag (global)	HWAG or NAF	ACMP, BR, CNT, ECMP, ECNT
ACF	Acceleration flag	ACNT	,ACNT, SCNT
DCF	Deceleration flag	ACNT	,ACNT, SCNT
GPF	Gap flag	ACNT	ACNT, APCNT

The instructions capable of generating SW interrupts are listed in [Table 20-51](#).

**Table 20-51. Interrupt Capable Instructions**

Interrupt Capable Instructions	Non Interrupt Capable Instructions
ACMP	ADC
ACNT	ADCNST
APCNT	ADD
BR	ADM32
CNT	AND
DJZ	DADM32
ECMP	MOV32
ECNT	MOV64
MCMP	OR
PCNT	RADM64
PWCNT	RCNT
SCMP	SBB
SHFT	SCNT
WCAP	SUB
WCAPE	XOR

## 20.5.2 Abbreviations, Encoding Formats and Bits

Abbreviations marked with a star (\*) are available only on specific instructions.

<b>U</b>	Reading a bit marked with U will return an indeterminate value.
<b>BRK</b>	Defines the software breakpoint for the device software debugger. Default: OFF Location: Program field [22]
<b>next</b>	Defines the program address of the next instruction in the program flow. This value may be a label or an 9-bit unsigned integer. Default: Current instruction + 1 Location: Program field [21:13]
<b>reqnum*</b>	Defines the number of the request line (0,1,...,7) to trigger either the HTU or the DMA. Default: 0 Location: Program field [25:23]
<b>request*</b>	Allows to select between no request (NOREQ), request (GENREQ) and quiet request (QUIET). See <a href="#">Section 20.2.9</a> . Default: No request Location: Control Field [28:27]

Request	C[28]	]C[27]	To HTU	To DMA
NOREQ	0	0	no request	no request
	1	0		
GENREQ	0	1	request	request
QUIET	1	1	quiet request	no request

<b>remote*</b>	Determines the 9-bit address of the remote address for the instruction. Default: Current instruction + 1 Location: Program field [8:0]
<b>control</b>	Determines whether the immediate data field [31:0] is cleared when it is read. When the bit is not set, reads do not clear the immediate data field. Default: OFF Location: Control field [26]
<b>en_pin_action*</b>	Determines whether the selected pin is ON so that the action occurs on the chosen pin Default: OFF Location: Control field [22]
<b>Cond_addr*</b>	Conditional address (optional): Defines the address of the next instruction when the condition occurs. Default: Current address + 1 Location: Control field [21:13]
<b>Pin*</b>	Pin Select: Selects the pin on which the action occurs. Enter the pin number. Default: pin 0 Location: Control field [12:8] except PCNT

The format CC{pin number} is also supported.

MSB			LSB	Description
0	0	0	0	Select HET[0]
0	0	0	1	Select HET[1]
(Each pin may be selected by writing its number in binary)				
1	1	1	1	Select HET[30]
1	1	1	1	Select HET[31]

**Reg\***

Register select: Selects the register for data comparison and storage

Default: No register (None)

Location: Control field [2:1] except for CNT instruction.

Extended Register Select C[7] is available for ACMP, ADC, ADD, ADM32, AND, DADM64, ECMP, ECNT, MCMP, MOV32, MOV64, OR, RADM64, SBB, SHFT, SUB, WCAP, WCAPE instructions.

Register	Ext Reg. C[7]	C[2]	C[1]
A	0	0	0
B	0	0	1
T	0	1	0
None	0	1	1
R	1	0	0
S	1	0	1
Reserved	1	1	0
Reserved	1	1	1

**Action\***

(2 Action Option) Either sets or clears the pin

Default: Clear

Location: Control Field [4]

Action	C[4]
Clear	0
Set	1

**Action\***

(4 Action Option) Either sets, clears, pulse high or pulse low on the pin. Set/clear are single pin actions, pulse high/low include the opposite pin action.

Default: Clear

Location: Control Field [4:3]

Action	Action Type	C[4]	C[3]
Clear	Set low on match	0	0
Set	Set high on match	1	0
Pulse Low	Set low on match + reset to high on Z=1 (opposite action)	0	1
Pulse High	Set high on match + reset to low on Z=1 (opposite action)	1	1

**hr\_lr\*** Specifies HIGH/LOW data resolution. If the hr\_lr field is HIGH, the instruction uses the hr\_data field. If the hr\_lr field is LOW, the hr\_data field is ignored.  
 Default: HIGH  
 Location: Program Field [8]

hr_lr	Prog. field [8]
LOW	1
HIGH	0

**prv\*** Specifies the initial value defining the previous bit (see [Section 20.2.5.8](#)). A value of ON sets the previous pin-level bit to 1. A value of OFF sets the initial value of the previous (prv) bit to 0. The prv bit is overwritten (set or reset) by the N2HET the first time the instruction is executed.  
 Default: OFF  
 Location: Control Field [25]

**ctl\_val\*** Available for DADM64, MOV64, and RADM64, this bit field allows the user to specify the replacement value for the remote control field.

**comp\_mode\*** Specifies the compare mode. This field is used with the 64-bit move instructions. This field ensures that the sub-opcodes are moved correctly.  
 Default: ECMP  
 Location: Control Field [6:5]

Action	C[6]	C[5]	order
ECMP	0	0	
SCMP	0	1	
M CMP1	1	0	REG_GE_DATA
M CMP2	1	1	DATA_GE_REG

### 20.5.3 Instruction Description

The following sections provide information for individual instructions.

Parameters in [] are optional. Refer to the N2HET assembler user guide for the default values when parameters are omitted.

#### 20.5.3.1 ACMP (Angle Compare)

##### Syntax

```
ACMP {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [control={OFF | ON}]
  [en_pin_action={OFF | ON}]
  [cond_addr={label | 9-bit unsigned integer}]
  pin={pin number}
  [action={CLEAR | SET}]
  reg={A | B | R | S | T | NONE}
  [irq ={OFF | ON}]
  data={25-bit unsigned integer}
}
```

**Figure 20-68. ACMP Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	0
0	Request Number	BRK	Next program address			1100		Reserved		
6	3	1		9		4		9		

**Figure 20-69. ACMP Control Field (C31:C0)**

31	29	28	27	26	25	24	23	22	21	16
Reserved	Request type	Control	Cout prv	Reserved	En. pin action	Conditional address				
3	2	1	1	2	1		9			
15	13	12		8	7	6	5	4	3	0
Conditional address	Pin select			Ext. Reg	Reserved	Pin action	Res.	Register select	Int. ena	
9		5		1	2	1	1	2	1	

**Figure 20-70. ACMP Data Field (D31:D0)**

31	Data	25	7	6	0
			7	6	0

**Cycles** One

**Register modified** Selected register (A, B, R, S, or T)

The purpose of the comparison is to assert pin action when the angle compare value lies between the old counter value and the new counter value (held in the selected register). Since the angle increment varies from one loop resolution clock to another, an exact equality test cannot be applied. Instead, the following inequality is used to determine the occurrence of a match:

*Old counter value < Angle compare value ≤ New counter value*

This is done by performing following comparisons:

Selected register value minus angle increment < angle compare value

Angle compare value ≤ Selected register value

<b>register</b>	Register B is recommended for typical applications with ACMP.
<b>irq</b>	Specifies whether or not an interrupt is generated. Specifying ON generates an interrupt when the edge state is satisfied and the gap flag is set. Specifying OFF prevents an interrupt from being generated. Default: OFF.
<b>data</b>	Specifies the 25-bit angle compare value.

## Execution

```

X = 0;
If (Data <= Selected Register)
    Cout = 0;
else
    Cout = 1;
If (Z == 0 AND (Selected Register - Angle Inc. < Data ) AND Cout == 0) OR
    (Z == 1 AND (Cout_prv == 1 OR Cout == 0))
{
    X = 1;
    If (Enable Pin Action == 1)
        Selected Pin = Pin Action AT next loop resolution clock;

    If (Interrupt Enable == 1)
        HETFLG[n] = 1; /* n depends on address */
    If ([C28:C27] == 01)
        Generate request on request line [P25:P23];
    If ([C28:C27] == 11)
        Generate quiet request on request line [P25:P23];

    Jump to Conditional Address;
}

else
    Jump to Next Program Address;

Cout_prv = Cout (always executed)

```

---

### NOTE: Carry-Out Signal (Cout)

Cout is the carry-out signal of the adder. Even if it is not a flag, it is valid all along ACMP instruction execution.

---

Angle inc. = NAF\_global or hardware angle generator 11-bit input.

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.2 ACNT (Angle Count)

#### Syntax

```
ACNT {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  edge={RISING | FALLING}
  [irq ={OFF | ON}]
  [control={OFF | ON}]
  [prv={OFF | ON}]
  gapend ={25-bit unsigned integer}
  data={25-bit unsigned integer}
}
```

**Figure 20-71. ACNT Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	1	0
0	Request Number	BRK	Next program address	1001	Edge select	Reserved					Int. ena	

**Figure 20-72. ACNT Control Field (C31:C0)**

31	29	28	27	26	25	24	0
Res.	Request type	Control	Prv.		Gap End		

**Figure 20-73. ACNT Data Field (D31:D0)**

31	25	7	6	0
Data		Reserved		

#### Cycles

Two, as follows:

- First cycle: Angle increment condition and gap end comparison.
- Second cycle: Gap start comparison.

#### Register modified

Register B (angle value)

#### Description

This instruction defines a specialized virtual timer used after SCNT and APCNT to generate an angle-referenced time base that is synchronized to an external signal (that is, a toothed wheel signal). ACNT uses pin HET[2] exclusively. The edge select must be the same as the HET[2] edge which was selected in the previous APCNT.

ACNT refers to the same step width selection that the previous SCNT saved in flags SWF0 and SWF1 (see information on SCNT).

ACNT detects period variations of the external signal measured by APCNT and compensates related count errors.

A period increase is flagged in the deceleration flag (DCF). A period decrease is flagged in the acceleration flag (ACF). If no variation is detected, ACNT increments the counter value each time SCNT reaches its target.

If acceleration is detected, ACNT increments the counter value on each timer resolution. If deceleration is detected ACNT does not increment and is thus saturated.

ACNT also specifies the gap end angle value defining the end value of a gap range in ACNT where period measurements in APCNT are temporarily stopped to mask singularities in the external signal. ACNT uses register A containing gap start and register B to store the counter value.

**Edge** Specifies the edge for the input capture pin (HET[2]).

Action	P8	Edge Select
Rising	1	Detects a rising edge of HET[2]
Falling	0	Detects a falling edge of HET[2]

**irq** ON generates an interrupt when the edge state is satisfied and the gap flag is set. OFF prevents an interrupt from being generated.  
Default: OFF.

**gapend** Defines the 25-bit end value of a gap range. The start value is defined in the SCNT instruction.  
$$GAPEND = (\text{Step Value} * (\# \text{ of teeth on the toothed wheel} + \# \text{ of missing teeth})) - 1$$

**data** Specifies the 25-bit initial count value for the data field.  
Default: 0

**NOTE:** Target Edge Field

The target edge field represents the three LSBs of data field register in case of step width = 8, four LSBs for step width = 16, five LSBs for step width = 32 and six LSBs for step width = 64.

## Execution

**Increment Condition:** ((Z = 1 AND DCF = 0) OR ACF = 1)  
**Pin Edge Condition:** Specified edge detected on HET[2]  
**Target Edge Condition:** (Target Edge field in data field = 0) AND (Angle Increment condition is true) AND (GPF = 0)

```

If (Angle Increment Condition) is false
{
    NAF = 0;
    Register B = Data field register;
}
else
{
    NAF = 1;
    If (Counter value != GapEnd)
    {
        Register B = Data field register + 1;
        Data Field Register = Counter value + 1;
    }
}

```

```

        else
        {
            Register B = 0;
            Data Field Register = 0;
            If (ACF == 0) DCF = 1;
        }
    }

Z = 0;

If (Data field register == GapStart)
{
    GPF = 1;
    If (Target Edge condition is true)
    {
        ACF = 0;
        If ((specified edge is not detected on pin HET[2]) AND (data
            field register != 0) AND (ACF == 0) AND (angle increment condition
            is true))
            DCF = 1;
    }
    If (specified edge is detected on pin HET[2])
    {
        DCF = 0;
        If ((target_edge_field != 0) AND (DCF == 0)) ACF = 1;
        If (GPF == 1)
        {
            GPF = 0;
            Z = 1;
            If (Interrupt Enable == 1)
                HETFLG[n] = 1; /* n depends on address */
            If ([C28:C27] == 01)
                Generate request on request line [P25:P23];
            If ([C28:C27] == 11)
                Generate quiet request on request line
                [P25:P23];
        }
    }
}

If ((target_edge_field != 0) and (pin_edge_cond == 1))
{
    pin_update = 0;
}
else if (target_edge_field == 0)
{
    pin_update = 1;
}

If (pin_update is true in next loop clock cycle)
{
    Prv bit = Current Lx value of HET[2] pin;
}

Jump to next program address;

```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.3 ADCNST (Add Constant)

**Syntax**

```
ADCNST {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [control={OFF | ON}]
  remote={label | 9-bit unsigned integer}
  min_off={25-bit unsigned integer}
  data={25-bit unsigned integer}
  [hr_data={7-bit unsigned integer}]
}
```

**Figure 20-74. ADCNST Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	0
0	Reserved	BRK		Next program address		0101		Remote address		

6                    3                    1                    9                    4                    9

**Figure 20-75. ADCNST Control Field (C31:C0)**

31	27	26	25	24	0
Reserved	Control	Res.		Minimum offset	

5                    1                    1                    25

**Figure 20-76. ADCNST Data Field (D31:D0)**

31	7	6	0
Data		HR Data	

25                    7

**Cycles**

Two

**Register modified**

Register T (implicity)

**Description**

ADCNST is an extension of ADM32. ADCNST first checks whether the data field value at the remote address is zero; it then performs different adds and moves on the result. ADCNST is typically used to extend the counter value of PWCNT.


**min\_off**              A 25-bit constant value that is added to the data field value if the remote data field is null.

**data**              A 25-bit value that is always added to the remote data field.  
Default: 0.


**hr\_data**              Seven least significant bits of the data addition to the remote data field.  
Default: 0.

Figure 20-77 and Figure 20-78 illustrate the behavior of ADCNST if the remote data field is or is not zero.

**Figure 20-77. ADCNST Operation If Remote Data Field[31:7] Is Not Zero**



**Figure 20-78. ADCNST Operation if Remote Data Field [31:7] Is Zero**



### Execution

```
If (Remote Data Field Value [31:7] != 0)
    Remote Data Field = Immediate Data Field + Remote Data Field;
else
    Remote Data Field = Immediate Data Field + min. offset(bits C24:C0);

Jump to Next Program Address;
```

### 20.5.3.4 ADC, ADD, AND, OR, SBB, SUB, XOR

#### Syntax

```

ADC | ADD | AND | OR | SBB | SUB | XOR {
src1 = { ZERO | IMM | A | B | R | S | T | ONES | REM | REMP }
src2 = { ZERO | IMM | A | B | R | S | T | ONES }
dest = { NONE | IMM | A | B | R | S | T }
[rdest = { NONE | REM | REMP }]
[brk={OFF | ON}]
[next={label | 9-bit unsigned integer}]
[remote={label | 9-bit unsigned integer}]
[control={OFF | ON}]
[init={OFF | ON}]
[smode = {LSL | CSL | LSR | CSR | RR | CRR | ASR }]
[scount = {5 bit unsigned integer}]
[data={25-bit unsigned integer}]
[hr_data={7-bit unsigned integer}]
}

```

**Figure 20-79. ADC, ADD, AND, OR, SBB, SUB, XOR Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	0
0	Reserved	BRK		Next program address		0100		Remote address		
6		3	1		9		4		9	

**Figure 20-80. ADC, ADD, AND, OR, SBB, SUB, XOR Control Field (C31:C0)**

31	27	26	25	23	22	19	18	16	
Reserved	Control	Sub Opcode			Src1		Src2		
5		1		3		4		3	
15	13	12	8	7	6	5	4	0	
Smode		Scount		Ext. Reg	Int flag	1	Rdest	Register select	Res.
3		5		1	1	1	2	2	1

**Figure 20-81. ADC, ADD, AND, OR, SBB, SUB, XOR Data Field (D31:D0)**

31	7	6	0
Data			HR Data
	25		7

#### Cycles

One to three cycles, depending on operands selected. (See [Table 20-56](#))

#### Register modified

Selected register (A, B, R, S, T, or NONE)

#### Description

This instruction performs the specified 32-bit arithmetic or logical operation on operands src1 and src2, followed by an optional shift/rotate step. The result of this operation is then stored to either an N2HET register or the immediate data field of the instruction. In addition, the same result may be stored in a remote data field or the least significant bits of a remote instruction program field (P[8:0]). Bits P[8:0] of the program field are used by most instructions formats to hold the remote address that the instruction operates on, so the ability to update this field programmatically makes it easier to write subroutines that operate on different data sets.

The Sub-Opcode field C[25:3] determines which type of operation (ADD, ADC, AND, OR, SBB, SUB, XOR) is executed by the instruction. A list of these operations and the corresponding Sub-Opcode encoding can be found in [Table 20-52](#).

All arithmetic is performed using 32-bit integer math. However, source and destination operands vary in width and can be 9 bits (REMP), 25 bits (A, B) or 32 bits (R,S,T, IMM, REM). Source operands REMP, A,B are extended to 32-bits before being operated on. Also the result of the computation needs to be truncated before being written back to REMP, A, or B when these are selected as destination operands. [Table 20-53](#) provides a list of source operand options, how they are expanded to 32-bit integers (if applicable) and the control field encoding to select the option for src1 and src2 operands.

[Table 20-54](#) provides a similar list of destination operands and their encodings. Up to two destination operands may be selected for each instruction, a register/immediate destination and a remote destination may be selected simultaneously. Truncation is performed independently for each destination operand as appropriate to its size.

An optional shift step following the arithmetic or logical operation may be selected through the smode and scount operands. The shift or rotate type is selected by the smode field; [Table 20-55](#) illustrates the options that are available for smode. The number of bits shifted is determined by the scount operand.

**Table 20-52. Arithmetic / Bitwise Logic Sub-Opcodes**

Instruction	Description	Operation	Sub-Opcode
ADC	Add with Carry	result = src1 + src2 + C	C[25:23] = 011
ADD	Add	result = src1 + src2	C[25:23] = 001
AND	Bitwise Logic And	result = src1 & src2	C[25:23] = 010
OR	Bitwise Logic Or	result = src1   src2	C[25:23] = 100
SBB	Subtract with Borrow	result = src1 - src2 - C	C[25:23] = 110
SUB	Subtract	result = src1 - src2	C[25:23] = 101
XOR	Bitwise Logic Exclusive Or	result = src1 ^ src2	C[25:23] = 111

**Table 20-53. Source Operand Choices**

Source Operand	32-bit value	Address	src1	src2
A	{A[24:0], 0x00}	n/a	C[22:19] = 0010	C[18:16] = 010
B	{B[24:0], 0x00}	n/a	C[22:19] = 0011	C[18:16] = 011
R	R[31:0]	n/a	C[22:19] = 0100	C[18:16] = 100
S	S[31:0]	n/a	C[22:19] = 0101	C[18:16] = 101
T	T[31:0]	n/a	C[22:19] = 0110	C[18:16] = 110
IMM	D[31:0]	current instruction address	C[22:19] = 0001	C[18:16] = 001
ZERO	0x00000000	n/a	C[22:19] = 0000	C[18:16] = 000
ONES	0xFFFFFFFF	n/a	C[22:19] = 0111	C[18:16] = 111
REM	D[31:0]	specified by remote[8:0]	C[22:19] = 1000	n/a
REMP	{0x000000, P[8:0]}	specified by remote[8:0]	C[22:19] = 1001	n/a








**Table 20-54. Destination Operand Choices**

Destination Operand	Stored Value	Address	dest	rdest
A	A[24:0] = result [31:8]	n/a	C[7] = 0, C[2:1] = 00	n/a
B	B[24:0] = result [31:8]	n/a	C[7] = 0, C[2:1] = 01	n/a
R	R[24:0] = result [31:0]	n/a	C[7] = 1, C[2:1] = 00	n/a
S	S[24:0] = result [31:0]	n/a	C[7] = 1, C[2:1] = 01	n/a
T	T[24:0] = result [31:0]	n/a	C[7] = 0, C[2:1] = 10	n/a

Table 20-54. Destination Operand Choices (continued)

Destination Operand	Stored Value	Address	dest	rdest
IMM	D[31:0] = result [31:0]	current instruction address	C[7] = 1, C[2:1] = 10	n/a
NONE	n/a	n/a	C[7] = 0, C[2:1] = 11	C[4:3] = 00
REM	D[31:0] = result [31:0]	specified by remote[8:0]	n/a	C[4:3] = 01
REMP	P[8:0] = result [8:0]	specified by remote[8:0]	n/a	C[4:3] = 10

Table 20-55. Shift Encoding

Shift Type	C[15:13] smode	Operation Illustrated (1)
No Shift Applied	0 0 0	n/a - no shift
ASR-Arithmetic Shift Right	0 0 1	
LSL-Logical Shift Left	0 1 0	
CSL-Carry Shift Left	0 1 1	
LSR-Logical Shift Right	1 0 0	
CSR-Carry Shift Right	1 0 1	
RR - Rotate Right	1 1 0	
CRR – Carry Rotate Right	1 1 1	

(1) IC1 is the carry flag after the arithmetic / logical operation is performed. IC2 is the updated carry flag after the shift operation is performed. S is the sign bit.

Table 20-56. Execution Time for ADC, ADD, AND, OR, SBB, SUB, XOR Instructions

src1	dest	rdest	remote[8:0]	Cycle s
ZERO, IMM, A, B, R, S, T, or ONES	A,B,R,S,T, or NONE	NONE	!= next[8:0]	1
REM or REMP	A,B,R,S,T, or NONE	NONE	!= next[8:0]	2
ZERO, IMM, A, B, R, S, T, or ONES	IMM	REM	!= next[8:0]	2
ZERO, IMM, A, B, R, S, T, or ONES	A,B,R,S,T, or NONE	REMP	!= next[8:0]	2
ZERO, IMM, A, B, R, S, T, or ONES	A,B,R,S,T, or NONE	NONE	== next[8:0]	2
REM or REMP	IMM	REM	x	3
x	IMM	REMP	x	3
REM or REMP	x	REM	== next[8:0]	3
x	x	REMP	== next[8:0]	3

## Execution

```

    / Notes: IR1, IR2 are 32-bit intermediate results
    // SRC1, SRC2 are 32-bit sources selected
    //
    // by fields src1, src2
    // IC1, IC2 are intermediate values of the carry flag
    // IZ1, IZ2 are intermediate values of the zero flag
    // IN1, IN2 are intermediate values of the negative flag
    // IV1, IV2 are intermediate values of the overflow flag
    // scount is the shift count (0 to 31) specified by C12:C8

    /***** SOURCE OPERAND DECODING STAGE *****/
    switch (C22:C19)
    {
        case 0000:SRC1[31:0] = 0x00000000
        case 0001:SRC1[31:0] = Immediate Data Field D[31:0]
        case 0010:SRC1[31:8] = A[24:0]; SRC1[6:0] = 0
        case 0011:SRC1[31:8] = B[24:0]; SRC1[6:0] = 0
        case 0100:SRC1[31:0] = R[31:0]
        case 0101:SRC1[31:0] = S[31:0]
        case 0110:SRC1[31:0] = T[31:0]
        case 0111:SRC1[31:0] = 0xFFFFFFF
        case 1000:SRC1[31:0] = Remote Data Field D[31:0]
        case 1001:SRC1[31:9] = 0; SRC1[8:0] = Remote Program Field P[8:0]
    }

    switch (C18:C16)
    {
        case 000:SRC2[31:0] = 0x00000000
        case 001:SRC2[31:0] = Immediate Data Field[31:0]
        case 010:SRC2[31:8] = A[24:0]; SRC2[6:0] = 0
        case 011:SRC2[31:8] = B[24:0]; SRC2[6:0] = 0
        case 100:SRC2[31:0] = R[31:0]
        case 101:SRC2[31:0] = S[31:0]
        case 110:SRC2[31:0] = T[31:0]
        case 111:SRC2[31:0] = 0xFFFFFFF
    }

    /***** ARITHMETIC / LOGICAL OPERATION STAGE *****/
    switch (C[25:23])
    {
        case 011:IR1 = src1 + src2 + C // ADC
        case 001:IR1 = src1 + src2 // ADD
        case 010:IR1 = src1 & src2 // AND
        case 100:IR1 = src1 | src2 // OR
        case 110:IR1 = src1 - src2 - C // SBB
        case 101:IR1 = src1 - src2 // SUB
        case 111:IR1 = src1 ^ src2 // XOR
    }

    IC1 = Carry Out if Operation is ADD, ADC, SUB, SBB
          = 0 if Operation is AND, OR, XOR
    IZ1 = Set if IR1 is zero, Clear if IR1 is non-zero
    IN1 = IR[31]
    IV1 = (IC1 XOR IR1[31]) AND NOT(SRC1[31] XOR SRC2[31])

    /***** SHIFT STAGE *****/
    switch (C15:C13)
    {
        case 000: // smode = No Shift
            IR2 = IR1
            IC2 = IC1; IZ2 = IZ1; IN2 = IN1; IV2 = IV1;

        case 001: // smode = Arithmetic Shift Right
            IR2[31 - scount : 0] = IR1[31:scount]

            if (scount>0) {
                IR2[31 : 31 - scount + 1] = IR1[31]
            }
    }

```

```

        IC2 = IR1[scount-1]
    }
    else {
        IC2 = IC1
    }

    IN2 = IR2[31];
    if (IR2 == 0) { IZ2 = 1 } else {IZ2 = 0};
    IV2 = (IR2[31] XOR IR1[31]) OR IV1

    case 010: // smode = Logical Shift Left
    IR2[31 : scount] = IR1[31 - scount: 0]

    if (scount > 0) {
        IR2[scount - 1 : 0] = 0
    }

    IC2 = IC1
    IN2 = IR2[31];
    if (IR2 == 0) { IZ2 = 1 } else {IZ2 = 0};
    IV2 = (IR2[31] XOR IR1[31]) OR IV1

    case 011: // smode = Carry Shift Left
    IR2[31 : scount] = IR1[31 - scount: 0]

    if (scount>0) {
        IR2[scount - 1 : 0] = [IC1,...IC1]
        IC2 = IR1[31 - scount + 1]
    }
    else
    {
        IC2 = IC1
    }

    IN2 = IR2[31];
    if (IR2 == 0) { IZ2 = 1 } else {IZ2 = 0};
    IV2 = (IR2[31] XOR IR1[31]) OR IV1

    case 100: // smode = Logical Shift Right
    IR2[31 - scount : 0] = IR1[31:scount]

    if (scount>0) {
        IR2[31 : 31 - scount + 1] = 0
    }

    IC2 = IC1
    IN2 = IR2[31];
    if (IR2 == 0) { IZ2 = 1 } else {IZ2 = 0};
    IV2 = (IR2[31] XOR IR1[31]) OR IV1

    case 101: // smode = Carry Shift Right
    IR2[31 - scount : 0] = IR1[31:scount]

    if(scount>0) {
        IR2[31:31-scount + 1] = [IC1,...IC1]
        IC2 = IR1[scount-1]
    }
    else {
        IC2 = IC1
    }

    IN2 = IR2[31];
    IZ2 = Set if IR2 == 0;
    IV2 = (IR2[31] XOR IR1[31]) OR IV1

    case 110: // smode = Rotate Right

```

```

IR2[31 - scount : 0] = IR1[31:scount]

if(scount>0) {
    IR2[31:31-scount+1] = IR1[scount-1:0]
    IC2 = IR1[scount-1]
}
else {
    IC2 = IC1
}

IN2 = IR2[31];
if (IR2 == 0) { IZ2 = 1 } else {IZ2 = 0};
IV2 = (IR2[31] XOR IR1[31]) OR IV1

case 111: // smode = Carry Rotate Right
    IR2[31 - scount : 0] = IR1[31:scount]

    if (scount == 0) {
        IC2 = IC1
    }
    else if (scount == 1) {
        IR2[31] = IC1
        IC2 = IR1[0]
    }
    else {
        IR2[31:31-scount+1] = {IR1[scount-2:0],IC1}
        IC2 = IR1[scount - 1]
    }

    IN2 = IR2[31];
    if (IR2 == 0) { IZ2 = 1 } else {IZ2 = 0};
    IV2 = (IR2[31] XOR IR1[31]) OR IV1
}

***** WRITE REGISTER DESTINATION STAGE *****/
switch (C7, C2:C1)
{
    case 000:A[24:0] = IR2[31:8]
    case 001:B[24:0] = IR2[31:8]
    case 010:T[31:0] = IR2[31:0]
    case 011:IR2 is not stored in register, immediate
    case 100:R[31:0] = IR2[31:0]
    case 101:S[31:0] = IR2[31:0]
    case 110:Immediate Data Field[31:0] = IR2
    case 111:IR2 is not stored in register, immediate
}
***** WRITE REMOTE DESTINATION STAGE *****/
switch (C4:3)
{
    case 00:IR2 is not stored in remote field
    case 01:Remote Data Field D[31:0] = IR2
    case 10:Remote Program Field P[8:0] = IR2[8:0]
    case 11:IR2 is not stored in remote field
}
***** UPDATE FLAGS STAGE *****/
C FLAG = IC2
N FLAG = IN2
Z FLAG = IZ2
V FLAG = IV2
If (Init Flag == 1)
{
    ACF = 0;
    DCF = 1;
    GPF = 0;
    NAF = 0;
}
else ACF, DCF, GPF, NAF remain unchanged;

```

### 20.5.3.5 ADM32 (Add Move 32)

**Syntax**

```
ADM32 {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [remote={label | 9-bit unsigned integer}]
  [control={OFF | ON}]
  [init={OFF | ON}]
  type={IM&REGTOREG | REM&REGTOREG | IM&REMTOREG |
        IM&REGTOREM}
  reg={A | B | R | S | T }
  data={25-bit unsigned integer}
  [hr_data={7-bit unsigned integer}]
}
```

**Figure 20-82. ADM32 Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	0
0	Reserved	BRK		Next program address		0100			Remote address	
6	3	1		9		4		9		

**Figure 20-83. ADM32 Control Field (C31:C0)**

31	27	26	25	23	22	16
Reserved	Control		000		Reserved	
5	1	3			15	
15	8	7	6	5	4	0
Reserved	Ext Reg	Init flag	1	Move type	Register select	Res.
15	1	1	1	2	2	1

**Figure 20-84. ADM32 Data Field (D31:D0)**

31	7	6	0
Data		HR Data	
25	7		

**Cycles**

One or two cycles (see [Table 20-57](#))

**Register modified**

Selected register (A, B, R, S, or T)

**Description**

This instruction modifies the selected ALU register or data field values at the remote address depending on the move type. The modified value results from adding the immediate or remote data field to the ALU register or the remote data field, depending on the move type. Table description shows the C2 and C1 bit encoding for determining which register is selected.

**init**

(Optional) Determines whether or not system flags are initialized. A value of ON reinitializes the following system flags to these states:  
 Acceleration flag (ACF) = 0  
 Deceleration flag (DCF) = 1

Gap flag (GPF) = 0  
 New angle flag (NAF) = 0  
 A value of OFF results in no change to the system flags.  
 Default: OFF  
**type**                      Specifies the move type to be executed.

**Table 20-57. Move Types for ADM32**

Type	C4	C3	Add	Destination(s)	Cycles
IM&REGTOREG	0	0	Imm. data field + Reg. A, B, R, S, or T	Register A, B, R, S, or T	1
REM&REGTOREG	0	1	Remote data field + Reg. A, B, R, S, or T	Register A, B, R, S, or T	2
IM&REMTOREG	1	0	Imm. data field + Remote data field	Register A, B, R, S, or T	2
IM&REGTOREM	1	1	Imm. data field + Reg. A, B, R, S, or T	Remote data field	1

If selected register is R, S, or T, the operation is a 32-bit Addition/move. If A or B register is selected, it is limited to 25-bit operation since A and B only support 25-bit.

**data**                      Specifies the 25-bit integer value for the immediate data field.  
**hr\_data**                      Specifies the 7 least significant bits of the immediate data field.  
 Default: 0.

### Execution

```


switch (C4:C3)
{
  case 00:
    Selected register = Selected register + Immediate Data Field;
  case 01:
    Selected register = Selected register + Remote Data Field;
  case 10:
    Selected register = Immediate Data Field + Remote Data Field;
  case 11:
    Remote Data Field = Selected register + Immediate Data Field;
}

If (Init Flag == 1)
{
  ACF = 0;
  DCF = 1;
  GPF = 0;
  NAF = 0;
}
else
  All flags remain unchanged;


Jump to Next Program Address;
  
```

Figure 20-85 and Figure 20-86 illustrate the ADM32 operation for various cases.

**Figure 20-85. ADM32 Add and Move Operation for IM&REGTOREG (Case 00)**



**Figure 20-86. ADM32 Add and Move Operation for REM&REGTOREG (Case 01)**



### 20.5.3.6 APCNT (Angle Period Count)

#### Syntax

```
APCNT {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [irq={OFF | ON}]
  type={FALL2FALL | RISE2RISE}
  [control={OFF | ON}]
  prv={OFF | ON}}
  period={25-bit unsigned integer}
  data={25-bit unsigned integer}
}
```

**Figure 20-87. APCNT Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	6	5	0
0	Request Number	BRK	Next program address	1110	Int. ena	Edge select	Reserved	6	1	2	6		

**Figure 20-88. APCNT Control Field (C31:C0)**

31	29	28	27	26	25	24	0
Res.	Request type	Control	Prv.		Period Count	25	

**Figure 20-89. APCNT Data Field (D31:D0)**

31	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Data																											

#### Cycles

- One or two cycles
  - Cycle 1: edge detected (normal operation)
  - Cycle 2: edge detected and GPF = 1 and underflow condition is true
- One cycle (normal operation) two cycles (edge detected)

#### Register modified

Register A and T (implicitly)

#### Description

This instruction is used before SCNT and ACNT to generate an angle-referenced time base synchronized to an external signal (that is, a toothed wheel signal). It is assumed that the pin and edge selections are the same for APCNT and ACNT.

APCNT is restricted to pin HET[2]. The toothed wheel must then be connected to pin HET[2].

APCNT uses the gap flag (GPF) defined by ACNT to start or stop captures in the period count field [C24:C0]. When GPF = 1, the previous period value is held in the control field and in register T. When GPF = 0, the current period value is captured in the control field and in register T.

APCNT uses the step width flags (SWF0 and SWF1) defined by SCNT to detect period durations shorter than one step, and then disables capture.

The edge select encoding is shown in [Table 20-58](#).

<b>irq</b>	ON generates an interrupt when the edge state is satisfied. OFF prevents an interrupt from being generated. Default: OFF.
<b>type</b>	Specifies the edge type that triggers the instruction. Default: Fall2Fall.

**Table 20-58. Edge Select Encoding for APCNT**

<b>type</b>	<b>P7</b>	<b>P6</b>	<b>Selected Condition</b>
Fall2Fall	1	0	Falling edge
Rise2Rise	1	1	Rising edge

<b>period</b>	Contains the 25-bit count value from the previous APCNT period.
<b>data</b>	25-bit value serving as a counter. Default: 0.

## Execution

```

Z = 0;

If (Data field register != 1FFFFFFFh)
{
    Register A = Data field register + 1;
    Data field register = Data field register + 1;
}
elseIf (specified edge not detected on HET[2])
{
    Register A = 1FFFFFFFh;
    APCNT Ovflw flag = 1;
}

If (specified edge detected on HET[2])
{
    Z = 1;

    If (Data field register == 1FFFFFFFh)
    {
        Register A = 1FFFFFFFh;
        Register T = 1FFFFFFFh;Period count = 1FFFFFFFh;
        Period count = 1FFFFFFFh;
    }
    elseIf (GPF == 0 AND Data Field register >= Step width)
    {
        Register A = Data field register + 1;
        Register T = Register A;
        Period count = Register T;

        If (Interrupt Enable == 1)
            HETFLG[n] = 1; /* n depends on address */
        If ([C28:C27] == 01)
            Generate request on request line [P25:P23];
        If ([C28:C27] == 11)
            Generate quiet request on request line [P25:P23];
    }
}

```

```
}

If (GPF == 1)
    Register T = Period count;
If (Data Field register < Step width)
{
    Register T = Period count;
    APCNT Undflw flag = 1;
    Period Count = 000000h;
}

Data field register = 000000h;
}
else
{
    Register T = Period count;
}

Prv bit = Current Lx value of HET[2] pin;

Jump to Next Program Address;
```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.7 BR (Branch)

**Syntax**

```
BR {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [control={OFF | ON}]
  [prv={OFF | ON}]
  cond_addr={label | 9-bit unsigned integer}
  [pin= {pin number}]
  event={NOCOND | FALL | RISE | BOTH | ZERO | NAF | LOW | HIGH | C | NC
    | EQ | Z | NE | NZ | N | PZ | V | NV | ZN | P | GE | LT | GT | LE | LO | HS }
  [irq={OFF | ON}]
}
```

**Figure 20-90. BR Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	0
0	Request Number	BRK		Next program address		1101		Reserved		

6                    3                    1                    9                    4                    9

**Figure 20-91. BR Control Field (C31:C0)**

31	29	28	27	26	25	24	22	21	16	
Reserved	Request type	Control	Prv	Reserved		Reserved		Conditional address		
3	2	1	1	3				9		
15	13	12		8	7		3	2	1	0

Conditional address      Pin select      Branch cond.      Reserved      Int. ena

9                    5                    5                    2                    1

**Figure 20-92. BR Data Field (D31:D0)**

31	0
Reserved	

32

**Cycles**

One

**Register modified**

None

**Description**

This instruction executes a jump to the conditional address [C21:C13] on a pin or a flag condition, and can be used with all pins.

[Table 20-59](#) provides the branch condition encoding.

**event**

Specifies the event that triggers a jump to the indexed program address.

Default: FALL

**irq**

ON generates an interrupt when the event occurs that triggers the jump. If irq is set to OFF, no interrupt is generated.

Default: OFF.

**Table 20-59. Branch Condition Encoding for BR**

event	C7	C6	C5	C4	C3	Branch Condition
NOCOND	0	0	0	0	0	Always
FALL	0	0	1	0	0	On falling edge on the selected pin
RISE	0	1	0	0	0	On rising edge on selected pin
BOTH	0	1	1	0	0	On rising or falling edge on selected pin
ZERO	1	0	0	0	0	If Zero flag is set
NAF	1	0	1	0	0	If NAF_global flag is set
LOW	1	1	0	0	0	On LOW level on selected pin
HIGH	1	1	1	0	0	On HIGH level on selected pin
C	0	0	0	0	1	Carry Set: C==1
NC	0	0	0	1	1	Carry Not Set: C==0
EQ, Z	0	0	1	0	1	Equal or Zero: Z==1
NE, NZ	0	0	1	1	1	Not Equal or Not Zero: Z==0
N	0	1	0	0	1	Negative: N==1
PZ	0	0	1	1	1	Positive or Zero: N==0
V	0	1	1	0	1	Overflow: V==1
NV	0	1	1	1	1	No Overflow: V==0
ZN	1	0	0	0	1	Zero or Negative: (Z OR N) == 1
P	1	0	0	1	1	Positive: (Z OR N) == 0
GE	1	0	1	1	1	Signed Greater Than or Equal: (N XOR V) == 0
L	1	0	1	0	1	Signed Less Than (N XOR V) == 1
G	1	1	0	1	1	Signed Greater Than (Z OR (N XOR V)) == 0
LE	1	1	0	0	1	Signed Less Than (Z OR (N XOR V)) == 1
LO	1	1	1	1	1	Unsigned Less Than: (C OR Z) == 0
HS	1	1	1	0	1	Unsigned Higher or Same (C OR Z) == 1

### Execution

```

If (Condition is true)
{
    If (Interrupt Enable == 1) HETFLG[n] = 1;      /* n depends on address */
    If ([C28:C27] == 01) Generate request on request line [P25:P23];
    If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];
    Jump to Conditional Address;
}
else
{
    Jump to Next Program Address;
}

Prv bit = Current Lx value of selected pin; (Always Executed)

```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.8 CNT (Count)

**Syntax**

```
CNT {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [angle_count={OFF | ON}]
  [reg={A | B | T | NONE}]
  [comp ={EQ | GE}]
  [irq={OFF | ON}]
  [control={OFF | ON}]
  max={25-bit unsigned integer}
  [data={25-bit unsigned integer}]
}
```

**Figure 20-93. CNT Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	6	5	4	1	0
0		Request Number	BRK		Next program address	0110		Angle count	Register	Comp. select	Res.	Res.	Int. ena		

6                    3                    1                    9                    4                    1                    2                    1                    4                    1

**Figure 20-94. CNT Control Field (C31:C0)**

31	29	28	27	26	25	24	0
Res.	Request type	Control	Res.			Max Count	

3                    2                    1                    1                    25

**Figure 20-95. CNT Data Field (D31:D0)**

31	25	7	6	0
	Data		Reserved	

25                    7

**Cycles**

One or two

One cycle (time mode), two cycles (angle mode)

**Register modified**

Selected register (A, B or T)

**Description**

This instruction defines a virtual timer. The counter value stored in the data field [D31:7] is incremented unconditionally on each resolution when in time mode (angle count bit [P8] = 0). When the count reaches the maximum count specified in the control field, the counter is reset. It takes one cycle in this mode.

In angle mode (angle count bit [P8] = 1), CNT needs data from the software angle generator (SWAG). When in angle count mode the angle increment value will be 0 or 1. It takes two cycles in this mode.

<b>angle_count</b>	Specifies when the counter is incremented. A value of ON causes the counter value to be incremented only if the new angle flag is set (NAF_global = 1). A value of OFF increments the counter each time the CNT instruction is executed. Default value for this field is OFF.
<b>comp</b>	When set to EQ the counter is reset, when it is equal to the maximum count. When set to GE the counter is reset, when it is greater or equal to the maximum count. Default: GE.
<b>irq</b>	ON generates an interrupt when the counter overflows to zero. The interrupt is not generated until the data field is reset to zero. If irq is set to OFF, no interrupt is generated. Default: OFF.
<b>max</b>	Specifies the 25-bit integer value that defines the maximum count value allowed in the data field. When the count in the data field is equal to max, the data field is reset to 0 and the Z system flag is set to 1.
<b>data</b>	Specifies the 25-bit integer value serving as a counter. Default: 0.

## Execution

```

Z = 0;

If (Angle Count (bit P8 == 1))
{
    If (NAF_global == 0)
    {
        Selected register = immediate data field;
        Jump to Next Program Address;
    }
    else
    {
        If ((Immediate Data Field + Angle Increment) >= Max count)
        {
            Z = 1;
            Selected register = ((Immediate Data Field + Angle Inc.) - Max count);
            Immediate Data Field = ((Immediate Data Field + Angle Inc.) - Max count);

            If (Interrupt Enable == 1) HETFLG[n] = 1; /* n depends on address */
            If ([C28:C27] == 01) Generate request on request line [P25:P23];
            If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];
        }
        else
        {
            Selected register = Immediate Data Field + Angle Increment;
            Immediate Data Field = Immediate Data Field + Angle Increment;
        }
    }
}

else if(Time mode (bit P8 == 0))
{
    If [(P5==0) AND (Immediate Data Field == Max count)]
    OR [(P5==1) AND (Immediate Data Field >= Max count)]
    {
        Z = 1;
    }
}

```

```
Selected register = 00000;
Immediate Data Field = 00000;

If (Interrupt Enable == 1) HETFLG[n] = 1;      /* n depends on address */
If ([C28:C27] == 01) Generate request on request line [P25:P23];
If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];
}
else
{
    Selected register = Immediate Data Field + 1;
    Immediate Data Field = Immediate Data Field + 1;
}
}

Jump to Next Program Address;
```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.9 DADM64 (Data Add Move)

**Syntax**

```
DADM64 {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [remote={label | 9-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [control={OFF | ON}]
  [en_pin_action={OFF | ON}]
  [cond_addr={label | 9-bit unsigned integer}]
  [pin={pin number}]
  comp_mode={ECMP | SCMP | MCMP1 | MCMP2}
  [action={CLEAR | SET | PULSELO | PULSEHI}]
  [reg={A | B | R | S | T | NONE}]
  [irq={OFF | ON}]
  [data={25-bit unsigned integer}]
  [hr_data= {7-bit unsigned integer}]
}
```

-or-

**Syntax**


```
DADM64 {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [remote={label | 9-bit unsigned integer}]
  [ctl_val={29-bit unsigned integer}]
  [data={25-bit unsigned integer}]
  [hr_data= {7-bit unsigned integer}]
}
```

**Figure 20-96. DADM64 Program Field (P31:P0)**


31	26	25	23	22	21	13	12	9	8	0
0	Reserved	BRK	Next program address			0010		Remote Address		
6	3	1	9			4		9		

**Figure 20-97. DADM64 Control Field (C31:C0)**

31	29	28	27	26	25	23	22	21	16			
Reserved	Request type	Control		Reserved		En. pin action	Conditional address					
3	2	1		3		1		9				
15	13	12		8	7	6	5	4	3	2	1	0
Conditional address	Pin select				Ext Reg	Comp. mode	Action	Register select	Int. ena			
9		5		1	2		2	2	1			

**Figure 20-98. DADM64 Data Field (D31:D0)**

<b>Cycles</b>	Two
<b>Register modified</b>	Register T (implicitly)
<b>Description</b>	<p>This instruction modifies the data field and the control field at the remote address. The remote data field value is not just replaced, but is added with the DADM64 data field.</p> <p>DADM64 has two distinct syntaxes. In the first syntax, bit values may be set by assigning a value to each of the control fields. This syntax is convenient for modifying control fields that are arranged similarly to the format of the DADM64 control field. A second syntax, in which the entire 29-bit control field is specified by the <code>ctl_val</code> field, is convenient when the remote control field is dissimilar to the DADM64 control field. Either syntax may be used, but you must use one or the other but not a combination of syntaxes.</p>
	<a href="#">Figure 20-99</a> shows the DADM64 add and move operation.

**Figure 20-99. DADM64 Add and Move Operation****Table 20-60. DADM64 Control Field Description**

request	maintains the control field for the remote instruction
control	maintains the control field for the remote instruction
en_pin_action	maintains the control field for the remote instruction
cond_addr	maintains the control field for the remote instruction
pin	maintains the control field for the remote instruction
register	maintains the control field for the remote instruction
action	maintains the control field for the remote instruction
irq	maintains the control field for the remote instruction
data	Specifies the 25-bit initial value for the data field.
hr_data	Seven least significant bits of the 32 bit data field. Default: 0
ctl_val	Specifies the 29 least significant bits of the Control field.

### Execution

```

Remote Data Field = Remote Data Field + Immediate Data Field;
Register T = Immediate Data Field;
Remote Control Field = Immediate Control Field;
Jump to Next Program Address;

```

### 20.5.3.10 DJZ (Decrement and Jump if Zero)<sup>†</sup>

**Syntax**

```
DJZ {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [control={OFF | ON}]
  [cond_addr={label | 9-bit unsigned integer}]
  [reg={A | B | T | NONE}]
  [irq={OFF | ON}]
  [data={25-bit unsigned integer}]
}
```

**Figure 20-100. DJZ Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	6	5	0
0	Request Number	BRK		Next program address		1010		Res.	10		Reserved		

6                    3                    1                    9                    4                    1                    2                    6

**Figure 20-101. DJZ Control Field (C31:C0)**

31	29	28	27	26	25	22	21	16	
Reserved	Request type	Control		Reserved		Conditional address			
3	2	1		4		9			
15	13	12		8	7	3	2	1	0
Conditional address			Reserved			Register select	Int. ena		
9			10			2		1	

**Figure 20-102. DJZ Data Field (D31:D0)**

31	25	Data	7	6	0
			7		

**Cycles**

One

**Register modified**

Selected register (A, B, or T)

<sup>†</sup> DJNZ is also supported syntax. The functionality of the two instruction names is identical.

**Description**

This instruction defines a virtual down counter used for delayed execution of certain instructions (to generate minimum on/off times). When DJZ is executed with counter value not zero, the counter value is decremented. If the counter value is zero, the counter remains zero until it is reloaded with a non-zero value. The program flow can be modified when down counter value is zero by using the conditional address.

<b>cond_addr</b>	This field is not optional for the DJZ instruction.
<b>irq</b>	ON generates an interrupt when the data field reaches zero. No interrupt is generated when the bit is OFF. Default: OFF.
<b>data</b>	Specifies the 25-bit integer value used as a counter. This counter is decremented each time the DJZ instruction is executed until the counter reaches 0. Default: 0.

### Execution

```

If (Data != 0)
{
    Data = Selected register = Data - 1;
    Jump to Next Program Address;
}
else
{
    Selected register = 000000h;

    If (Interrupt Enable == 1) HETFLG[n] = 1;      /* n depends on address */
    If ([C28:C27] == 01) Generate request on request line [P25:P23];
    If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];

    Jump to conditional Address;
}

```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.11 ECMP (Equality Compare)

**Syntax**

```
ECMP {
    [brk={OFF | ON}]
    [next={label | 9-bit unsigned integer}]
    [reqnum={3-bit unsigned integer}]
    [request={NOREQ | GENREQ | QUIET}]
    [hr_lr={HIGH | LOW}]
    [angle_comp={OFF | ON}]
    [control={OFF | ON}]
    [en_pin_action={OFF | ON}]
    [cond_addr={label | 9-bit unsigned integer}]
    pin={pin number}
    [action={CLEAR | SET | PULSELO | PULSEHI}]
    [reg={A | B | R | S| T | NONE}]
    [irq={OFF | ON}]
    [data={25-bit unsigned integer}]
    [hr_data={7-bit unsigned integer}]
}
```

**Figure 20-103. ECMP Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	6	0
0	Request Number	BRK	Next program address				0000	hr_lr	Angle comp.	Reserved		

6                    3                    1                    9                    4                    1                    1                    7

**Figure 20-104. ECMP Control Field (C31:C0)**

31	29	28	27	26	25	23	22	21	16		
Reserved	Request type	Control	Reserved	En. pin action	Conditional address						
3	2	1	3	1	9						
15	13	12	8	7	6	5	4	3	2	1	0

Conditional address      Pin select      Ext Reg      00      Action      Register select      Int. ena

9                    5                    1                    2                    2                    1                    1

**Figure 20-105. ECMP Data Field (D31:D0)**

31	25	7	6	0
Data	HR Data			

7

**Cycles**

One

**Register modified**

Register A, B, R, S or T if selected

**Description**

ECMP can use all pins. This instruction compares a 25-bit data value stored in the data field (D31–D7) to the value stored in the selected ALU register (A, B, R, S, or T). Register select encoding can be found in [Section 20.5.2](#).

If R, S, or T registers are selected, and if the 25-bit data field matches, ECMP updates the register with the 32-bit value (D31-D0).

If the hr\_lr bit is cleared, the pin action will occur after a high resolution delay from the next loop resolution clock. If the hr\_lr bit is set, the delay is ignored. This delay is programmed in the data field (D6–D0).

The behavior of the pins is governed by the four action options in bits C4:C3. ECMP uses the zero flag to generate opposite pin action (synchronized to the loop resolution clock).

<b>angle_comp</b>	Determines if an angle compare is performed. A value of ON causes the comparison to be performed only if the new angle flag is set (NAF = 1). If OFF is specified, the compare is then performed regardless of the state of the new angle flag.  Default: OFF.
<b>irq</b>	Specifies whether or not an interrupt is generated. A value of ON sends an interrupt if register and data field values are equivalent. If OFF is selected, no interrupt is generated.  Default: OFF.
<b>data</b>	Specifies the value for the data field. This value is compared with the selected register.
<b>hr_data</b>	Specifies the HR delay.  Default: 0.

## Execution

```

If (Angle Comp. bit == 0 OR (Angle Comp. bit == 1 AND NAF_global == 1))
{
    If (Selected register value == Immediate data field value)
    {
        If (hr_lr bit == 0)
        {
            If (Enable Pin action == 1)
            {
                Selected Pin = Pin Action AT next loop resolution clock + HR delay;
            }
        }
        else
        {
            If (Enable Pin action == 1)
            {
                Selected Pin = Pin Action AT next loop resolution clock;
            }
        }
    }

    If (Z == 1 AND Opposite action == 1)
    {
        If (Enable Pin action == 1)
        {
            Selected Pin = opposite Pin Action AT next loop resolution clock;
        }
    }

    If (Interrupt Enable == 1) HETFLG[n] = 1; /* n depends on address */
    If ([C28:C27] == 01) Generate request on request line [P25:P23];
    If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];

    If (register R is selected) R register = Compare value (32 bit);
}

```

```
If (register S is selected) S register = Compare value (32 bit);
If (register T is selected) T register = Compare value (32 bit);

        Jump to Conditional Address;
    }
}
elseIf (Z == 1 AND Opposite action == 1)
{
    If (Enable Pin action == 1)
    {
        Selected Pin = opposite Pin Action AT next loop resolution clock;
    }
    Jump to Next Program Address;
}
else // Angle Comp. bit == 1 AND NAF_global == 0
{
    Jump to Next Program Address;
}
```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.12 ECNT (Event Count)

**Syntax**

```
ECNT {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [control={OFF | ON}]
  [prv={OFF | ON}]
  [cond_addr={label | 9-bit unsigned integer}]
  [pin={pin number}]
  [event={NAF | FALL | RISE | BOTH | ACCUHIGH | ACCULOW}]
  [reg={A | B | R | S | T | NONE}]
  [irq={OFF | ON}]
  [data={25-bit unsigned integer}]
}
```

**Figure 20-106. ECNT Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	6	5	0
0	Request Number	BRK		Next program address		1010		Res.	01		Reserved		

6            3            1            9            4            1            2            6

**Figure 20-107. ECNT Control Field (C31:C0)**

31	29	28	27	26	25	24	22	21	16
Reserved	Request type	Control	Prv.	Reserved			Conditional address		
3	2	1	1	3			9		
15	13	12		8	7	6	4	3	0
Conditional address		Pin select		Ext Reg	Event		Res.	Register select	Int. ena
9		5		1	3		1	2	1

**Figure 20-108. ECNT Data Field (D31:D0)**

31	25	7	6	0
Data		Reserved		

**Cycles**

One cycle

**Register modified**

Selected Register (A, B, R, S, T or none)

**Description**

This instruction defines a specialized 25-bit virtual counter used as an event counter or pulse accumulator (see [Table 20-61](#)). The counter value is stored in the data field [D31:D7] and the selected register. If one of the 32-bit registers (R,S,T) is selected, the 25 bit count value is stored left justified in the register with zeros in the seven least significant bits.

When an event count condition is specified, the counter value is incremented on a pin edge condition or on the NAF condition (NAF is defined in ACNT). This instruction can be used with all pins.

**event**                      The event that triggers the counter.

**Table 20-61. Event Encoding Format for ECNT**

event	C6	C5	C4	Count Conditions	Mode	Int. Available
NAF	0	0	0	NAF flag is Set	Angle counter	Y
FALL	0	0	1	Falling edge on selected pin	Event counter	Y
RISE	0	1	0	Rising edge on selected pin	Event counter	Y
BOTH	0	1	1	Rising and Falling edge on selected pin	Event counter	Y
ACCUHIGH	1	0	-	while pin is high level	Pulse accumulation	N
ACCULOW	1	1	-	while pin is low level	Pulse accumulation	N

**irq**                      ON generates an interrupt when event in counter mode occurs. No interrupt is generated with OFF.  
Default: OFF.

**data**                      25-bit integer value serving as a counter.  
Default: 0.

### Execution

```

If (event occurs)
{
    If (Register A or B Selected) {
        Selected register = Immediate Data Field + 1;
    }

    If (Register R, S or T Selected)
    {
        Selected register[31:7] = Immediate Data Field + 1;
        Selected register[6:0] = 0;
    }

    Immediate Data Field = Immediate Data Field + 1;

    If (Interrupt Enable == 1) HETFLG[n] = 1; /* n depends on address */
    If ([C28:C27] == 01) Generate request on line [P25:P23];
    If ([C28:C27] == 11) Generate quiet request on line [P25:P23];

    Jump to Conditional Address;
}
else
{
    Jump to Next Program Address;
}

Prv bit = Current Logic (Lx) value of selected pin; (Always executed)

```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.13 MCMP (Magnitude Compare)

**Syntax**

```
MCMP {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [hr_lr={LOW | HIGH}]
  [angle_comp={OFF | ON}]
  [savesub={OFF | ON}]
  [control={OFF | ON}]
  [en_pin_action={OFF | ON}]
  [cond_addr={label | 9-bit unsigned integer}]
  pin={pin number}
  order={REG_GE_DATA | DATA_GE_REG}
  [action={CLEAR | SET | PULSELO | PULSEHI}]
  reg={A | B | R | S | T | NONE}
  [irq={OFF | ON}]
  [data={25-bit unsigned integer}]
  [hr_data={7-bit unsigned integer}]
}
```

**Figure 20-109. MCMP Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	6	5	4	0
0	Request Number	BRK	Next program address	0000	hr_lr	Angle comp.	Res.	Save sub.	Res.	1	1	1	5	

**Figure 20-110. MCMP Control Field (C31:C0)**

31	29	28	27	26	25	23	22	21	16
Reserved	Request type	Control	Reserved	En. pin action	Conditional address				
3	2	1	3	1	9				
15	13	12	8	7	6	5	4	3	0
Conditional address	Pin select	Ext Reg	1	Order	Action	Register select	Int. ena	2	1
9	5	1	1	1	2	2	1	2	1

**Figure 20-111. MCMP Data Field (D31:D0)**

31	Data	7	6	0
	25		7	

<b>Cycles</b>	One
<b>Register modified</b>	T (if save sub bit P[5] is set)
<b>Description</b>	<p>This instruction compares the magnitude of the 25-bit data value stored in the data field (D31-D7) and the 25-bit value stored in the selected ALU register (A, B, R, S, or T).</p> <p>If the hr_lr bit is reset, pin action will occur after a delay from the next loop resolution clock. If the hr_lr bit is set, the delay is ignored. This delay is programmed in the data field (D6-D0).</p> <p>When the data value matches, an output pin can be set or reset according to the pin action bit (C[4]). The pin will not change states if the enable pin action bit (C[22]) is reset.</p> <p>MCMP uses the zero flag set to generate opposite pin action (synchronized to the loop resolution clock). The save sub bit (P[5]) provides the option to save the result of a subtraction into register T.</p>

---

**NOTE: The Difference Between Compare Values**

The difference between the two data values must not exceed  $(2^{24}) - 1$ .

---

<b>angle_comp</b>	Determines whether or not an angle compare is performed. A value of ON causes the comparison to be performed only if the new angle flag is set (NAF = 1). If OFF is specified, the compare is then performed regardless of the state of the new angle flag.  Default: OFF.
<b>savesub</b>	When set, the comparison result is saved into the T register (upper 25 bits).  Default: OFF.
<b>order</b>	Specifies the order of the operands for the comparison.

**Table 20-62. Magnitude Compare Order for MCMP**

Order	C5	Description
REG_GE_DATA	0	Evaluates to true if the register value is greater than or equal to the data field value.
DATA_GE_REG	1	Evaluates to true if the data field value is greater than or equal to the register value.

<b>irq</b>	Specifies whether or not an interrupt is generated. A value of ON sends an interrupt if the compare match occurs according to the order selected. If OFF is selected, no interrupt is generated.
<b>data</b>	Specifies the value for the data field. This value is compared with the selected register.
<b>hr_data</b>	HR delay. The default value for an unspecified bit is 0.

## Execution

```

If (Angle Compare P[7] == 0 OR (P[7] == 1 AND NAF_global == 1))
{
    If( (Order C[5] == 1) AND (Data[31:7]- Selected register[31:7]) >= 0)
        OR ( (Order C[5] == 0) AND Selected register[31:7] - Data[31:7]) >= 0)
    {
        If (Order C[5] == 1 AND Save subtract P[5] == 1)
        {
            Register T[31:7] = Data[31:7] - Selected register[31:7];
            Register T[6:0] = 0;
        }

        If (Order C[5] == 0 AND Save subtract P[5] == 1)
        {
            Register T[31:7] = Selected register[31:7] - Data[31:7];
            Register T[6:0] = 0;
        }

        If (Enable Pin Action C[22] == 1)
        {
            If (hr_lr P[8] = 0) {
                Schedule Action on Selected Pin C[12:8] at start of next loop
                + HR Delay D[6:0];
            }
            else
            {
                Schedule Pin Action on Selected Pin C[12:8] at start of next loop;
            }
        }

        If (Interrupt Enable == 1) HETFLG[n] = 1;      /* n depends on address */
        If ([C28:C27] == 01) Generate request on request line [P25:P23];
        If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];

        Jump to Conditional Address;
    }
    else if (Z == 1 AND Opposite Action C[3] == 1 )
    {
        If (Enable Pin Action C[22] == 1)
        {
            Schedule Opposite Pin Action on Selected Pin C[12:8] at start of next loop;
        }

        Jump to Next Program Address;
    }
    else
        Jump to Next Program Address;
}
else // Angle Comp. bit == 1 AND NAF_global == 0
    Jump to Next Program Address;

```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.14 MOV32 (MOVE 32)

#### Syntax

```
MOV32 {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [remote={label | 9-bit unsigned integer}]
  [control={OFF | ON}]
  [z_cond={OFF | ON}]
  [init={OFF | ON}][| ON}]
  type={IMTOREG | IMTOREG&REM | REGTOREM | REMTOREG}
  [reg={A | B | R | S | T | NONE}]
  [data={25-bit unsigned integer}]
  [hr_data={7-bit unsigned integer}]
}
```

**Figure 20-112. MOV32 Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	0
0		Reserved	BRK		Next program address		0100			Remote Address
6			3	1		9		4		9

**Figure 20-113. MOV32 Control Field (C31:C0)**

31	27	26	25	23	22	21	16
	Reserved	Control		Reserved	Z Fl. Cond.		Reserved
	5		1	3	1		14
15		8	7	6	5	4	3
	Reserved		Ext Reg	Init flag	0	Move type	Register select
	14		1	1	1	2	2
							1

**Figure 20-114. MOV32 Data Field (D31:D0)**

31	Data	7	6	0
			7	

#### Cycles

One or two cycles

#### Register modified

Selected register (A, B, R, S, or T)

#### Description


MOV32 replaces the selected ALU register and/or the data field values at the remote address location depending on the move type.

Figure 20-115 through Figure 20-118 illustrate these operations. If no register is selected, the move is not executed, except for configuration C4:C3 = 01, where the remote data field is written with the immediate data field value.

<b>remote</b>	Determines the location of the remote address. Default: Current instruction + 1.
<b>z_cond</b>	When set to OFF the MOV32 performs the move operation specified by the move type whenever it is executed (independent on the state of the Z-Flag). When set to ON the MOV32 performs the move operation specified by the move type only when the Z-Flag is set.
<b>init</b>	(Optional) Determines whether or not system flags are initialized. A value of ON reinitializes the following system flags to these states: Acceleration flag (ACF) = 0 Deceleration flag (DCF) = 1 Gap flag (GPF) = 0 New angle flag (NAF) = 0 A value of OFF results in no change to the system flags.
<b>type</b>	Specifies the move type to be executed.


**Table 20-63. Move Type Encoding Selection**

Move Type	C4	C3	Source	Destination(s)	Cycles
IMTOREG	0	0	Immediate data field	Register A, B, or T	1
IMTOREG&REM	0	1	Immediate data field	Remote data field & register A, B, or T	1
REGTOREM	1	0	Register A, B, or T	Remote data field	1
REMTOREG	1	1	Remote data field	Register A, B, or T	2

**Figure 20-115. MOV32 Move Operation for IMTOREG (Case 00)**


<b>reg</b>	Specifies which register (A, B, T, or NONE) is involved in the move. A register (A, B, or T) must be specified for every move type except IMTOREG&REM. If NONE is used with move type IMTOREG&REM, the MOV32 executes a move from the immediate data field to the remote data field. If NONE is used with any other move type, no move is executed.
<b>data</b>	Specifies a 25-bit integer value to be written to the remote data field or selected register.
<b>hr_data</b>	(Optional) HR delay. The default value for an unspecified bit is 0.

**Figure 20-116. MOV32 Move Operation for IMTOREG&REM (Case 01)**




**Figure 20-117. MOV32 Move Operation for REGTOREM (Case 10)**

25/32-bit move



**Figure 20-118. MOV32 Move Operation for REMTOREG (Case 11)**

25/32-bit move



## Execution

```

If [(z_cond C[22] ==0) OR ((z_cond C[22] == 1) AND (Z Flag == 1))]
{
    switch (type C[4:3])
    {
        case 00: // IMTOREG
            Selected register = Immediate Data Field;
        case 01: // IMTOREG&REM
            Selected register = Immediate Data Field;
            Remote Data Field = Immediate Data Field;
        case 10: // REGTOREM
            Remote Data Field = Selected register;
        case 11: // REMTOREG
            Selected register = Remote Data Field;
    }
}

If (Init Flag == 1)
{
    ACF = 0;
    DCF = 1;
    GPF = 0;
    NAF = 0;
}
else
    All flags remain unchanged;

Jump to Next Program Address;

```

### 20.5.3.15 MOV64 (Data Move)

**Syntax**

```
MOV64 {
    [brk={OFF | ON}]
    [next={label | 9-bit unsigned integer}]
    [remote={label | 9-bit unsigned integer}]
    [request={NOREQ | GENREQ | QUIET}]
    [control={OFF | ON}]
    [en_pin_action={OFF | ON}]
    [cond_addr={label | 9-bit unsigned integer}]
    [pin={pin number}]
    comp_mode={ECMP | SCMP | MCMP1 | MCMP2}
    [action={CLEAR | SET | PULSELO | PULSEHI}]
    [reg={A | B | R | S | T | NONE}]
    [irq={OFF | ON}]
    [data={25-bit unsigned integer}]
    [hr_data= {7-bit unsigned integer}]
}
```

-or-

**Syntax**

```
MOV64 {
    [brk={OFF | ON}]
    [next={label | 9-bit unsigned integer}]
    remote={label | 9-bit unsigned integer}
    cntl_val={29-bit unsigned integer}
    [data={25-bit unsigned integer}]
    [hr_data= {7-bit unsigned integer}]
}
```


**Figure 20-119. MOV64 Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	0
0	Reserved	BRK	Next program address			0001		Remote Address		


6                    3                    1                    9                    4                    9

**Figure 20-120. MOV64 Control Field (C31:C0)**

31	29	28	27	26	25	23	22	21	16	
Reserved	Request type	Control		Reserved		En. pin action	Conditional address			
3	2	1		3		1		9		
15	13	12		8	7	6	5	4	3	
Conditional address	Pin select				Ext Reg	Comp. mode	Action	Register select	Int. ena	
9			5		1	2		2	1	
									1	

**Figure 20-121. MOV64 Data Field (D31:D0)**

<b>Cycles</b>	One
<b>Register modified</b>	None
<b>Description</b>	<p>This instruction modifies the data field and the control field at the remote address.</p> <p>MOV64 has two distinct syntaxes. In the first syntax, bit values may be set by assigning a value to each of the control fields. This syntax is convenient for modifying control fields that are arranged similarly to the format of the MOV64 control field. A second syntax, in which the entire 29-bit control field is specified by the <code>cntl_val</code> field, is convenient when the remote control field is dissimilar to the MOV64 control field. Either syntax may be used, but you must use one or the other but not a combination of syntaxes. See <a href="#">Figure 20-122</a>.</p>

**Figure 20-122. MOV64 Move Operation****Table 20-64. MOV64 Control Field Descriptions**

request	Maintains the control field for the remote instruction.
control	Maintains the control field for the remote instruction.
en_pin_action	Maintains the control field for the remote instruction.
cond_addr	Maintains the control field for the remote instruction.
pin	Maintains the control field for the remote instruction.
register, ext reg	Maintains the control field for the remote instruction.
comp_mode	Selects the comparison mode type to be used by the remote instruction.
action	Maintains the control field for the remote instruction.
irq	Maintains the control field for the remote instruction.
data	Specifies the 25-bit initial count value for the data field. If omitted, the field defaults to 0.
hr_data	(Optional) HR delay. The default value for an unspecified bit is 0.

**Table 20-65. Comparison Type Encoding Format**

comp_mode	C[6]	C[5]	MCMP order
ECMP	0	0	
SCMP	0	1	
MCMP1	1	0	REG_GE_DATA
MCMP2	1	1	DATA_GE_REG

## Execution

```
Remote Data Field = Immediate Data Field;  
Remote Control Field = Immediate control Field;  
Jump to Next Program Address;
```

### 20.5.3.16 PCNT (Period/Pulse Count)

**Syntax**

```
PCNT {
  [hr_lr={HIGH | LOW}]
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [irq={OFF | ON}]
  type={FALL2RISE | RISE2FALL | FALL2FALL | RISE2RISE}
  pin={pin number}
  [control={OFF | ON}]
  [prv={OFF | ON}]
  [period={25-bit unsigned integer}]
  [data={25-bit unsigned integer}]
  [hr_data= {7-bit unsigned integer}]
}
```

**Figure 20-123. PCNT Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	6	5	4	0
0	Request Number	BRK	Next program address	0111	Int. ena	Type select	hr_lr	Pin select						

**Figure 20-124. PCNT Control Field (C31:C0)**

31	29	28	27	26	25	24	0
Res.	Request type	Control	Prv.		Period Count		

**Figure 20-125. PCNT Data Field (D31:D0)**

31	Data	HR Data	0
	25	7	

**Cycles**

One

**Register modified**

Register A

**Description**

This instruction detects the edges of the external signal at loop start and measures its period or pulse duration. The counter value stored in the control field C[24:0] and in the register A is incremented each N2HET loop. PCNT uses the HR structure on the pin to measure an HR period/pulse count value.

**hr\_lr**

(Optional) Specifies whether the PCNT instruction captures the HR delay into the HR data field on the selected edge condition. If hr\_lr is 0 (HIGH) then PCNT captures the HR delay. if hr\_lr is 1 (LOW) then PCNT only captures at loop resolution.

<b>irq</b>	(Optional) Specifies whether or not an interrupt is generated. A value of ON sends an interrupt when a new value is captured. If OFF is selected, no interrupt is generated.
<b>type</b>	(Optional) Determines the type of counter that is implemented.

**Table 20-66. Counter Type Encoding Format**

	<b>P7</b>	<b>P6</b>	<b>Period/Pulse Select</b>	<b>Reset On</b>	<b>Capture On</b>
FALL2RISE	0	0	Count low pulse duration on selected pin	Falling edge	Rising edge
RISE2FALL	0	1	Count high pulse duration on selected pin	Rising edge	Falling edge
FALL2FALL	1	0	Count period between falling edges on selected pin	Falling edge	Falling edge
RISE2RISE	1	1	Count period between rising edges on selected pin	Rising edge	Rising edge

<b>period</b>	Specifies the 25-bit integer value that holds the counter value. The counter value is also stored in register A. Default: 0.
<b>data</b>	25-bit integer representing the last captured counter value. Default: 0.
<b>hr_data</b>	HR delay. Default: 0.

If *period-measure* is selected, PCNT captures the counter value into the period/pulse data field [D31:D7] on the selected edge. The HR structure provides HR capture field [D6:D0]. The counter value [C24:C0] is reset on the same edge. The captured period value is a 32-bit value.

If *pulse-measure* is selected, PCNT captures the counter value into the period/pulse count field [D31:D7] on the selected edge. The HR structure provides HR capture field [D6:D0]. The counter value [C24:C0] is reset on the next opposite edge. The captured pulse value is a 32-bit value.

When the overflow count (all 1's in the counter value) is reached, PCNT stops counting until the next reset edge is detected.

Note: For FALL2FALL/RISE2RISE, the user should always discard the first interrupt/HTU request if interrupt/request are enabled before HET\_ON. For both the types, reset edge and capture edge are the same and the interrupt or HTU request is triggered on capture edge (which is nothing but the reset edge). Once the execution unit is enabled, the first edge generates an interrupt but the value of the counter is of no use as this is not the period between 2 edges. So first edge after turning on N2HET is used mainly for resetting the counter and start the period count.

## Execution

```

Z = 0;

If (Period C[24:0] != 1FF_FFFFh) {
    Period C[24:0] = Period C[24:0] + 1;
}

Register A = Period C[24:0];

If (specified capture edge detected on selected pin)
{
    Z = 1;
}

```

```

If (Period value != 1FF_FFFFh)
{
    HR Capture Value = selected HR counter;
}
else
{
    HR Capture Value = 7Fh;
}

If (Interrupt Enable == 1) HETFLG[n] = 1;      /* n depends on address */
If ([C28:C27] == 01) Generate request on request line [P25:P23];
If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];
}

If (specified reset edge detected on selected pin)
{
    Period value = 0000000h;
}

Prv bit = Current Logic (Lx) value of selected pin;

Jump to Next Program Address;

```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.17 PWCNT (Pulse Width Count)

#### Syntax

```
PWCNT {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [hr_lr={HIGH | LOW}]
  [control={OFF | ON}]
  [cond_addr={label | 9-bit unsigned integer}]
  [en_pin_action={OFF | ON}]
  pin ={pin number}
  [action={CLEAR | SET | PULSELO | PULSEHI}]
  [reg={A | B | T | NONE}]
  [irq={OFF | ON}]
  [data={25-bit unsigned integer}]
  [hr_data={7-bit unsigned integer}]
}
```

**Figure 20-126. PWCNT Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	6	5	0
0	Request Number	BRK	Next program address				1010	hr_lr	11	Reserved			
6	3	1		9		4	1	2	6		1		

**Figure 20-127. PWCNT Control Field (C31:C0)**

31	29	28	27	26	25	23	22	21	16
Reserved	Request type	Control		Reserved	En. pin action	Conditional address			
3	2	1		3	1	9			
15	13	12		8	7	5	4	3	0
Conditional address	Pin select			Reserved	Action	Register select	Int. ena		
9		5		3	2	2	1		

**Figure 20-128. PWCNT Data Field (D31:D0)**

31	Data	HR Data	0
	25	7	

#### Cycles

One

#### Register modified

Selected register (A, B or T)

#### Description

This instruction defines a virtual timer used to generate variable length pulses. The counter value stored in the data field is decremented unconditionally on each timer resolution until it reaches zero, and it then stays at zero until it is reloaded with a non-zero value.

The specified pin action is performed as long as the count after count value is decremented is greater than 0. The opposite pin action is performed when the count after decrement just reaches 0.

If the hr\_lr bit is reset, the opposite pin action will be taken after a HR delay from the next loop resolution clock. If the hr\_lr bit is set, the delay is ignored. This delay is programmed in bits [D6:D0].

<b>irq</b>	ON generates an interrupt when the data field value reaches 0. No interrupt is generated for OFF. Default: OFF.
<b>data</b>	25-bit integer value serving as a counter.
<b>hr_data</b>	HR delay. Default: 0.

## Execution

```

If (Data field value == 0)
{
    Selected register = 0;
    Jump to Next Program Address;
}

If (Data field value > 1)
{
    Selected register = Data field value - 1;
    Data field value = Counter value - 1;

    If (Enable Pin action == 1)
    {
        Selected Pin = Pin Action AT next loop resolution clock;
    }

    Jump to Next Program Address;
}

If (Data field value == 1)
{
    Selected register = 0000000h;
    Data field value = 0000000h;

    If (Opposite action == 1)
    {
        If (hr_lr bit == 0)
        {
            If (Enable Pin action == 1)
            {
                Selected Pin = Opposite level of Pin Action AT next loop resolution clock
                + HR delay;
            }
        }
        else
        {
            If (Enable Pin action == 1)
            {
                Selected Pin = Opposite level of Pin Action AT next loop
                resolution clock;
            }
        }
    }

    If (Interrupt Enable == 1) HETFLG[n] = 1;      /* n depends on address */
    If ([C28:C27] == 01) Generate request on request line [P25:P23];
}

```

```
If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];
```

```
}
```

```
Jump to Conditional Address
```

```
}
```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.18 RADM64 (Register Add Move)

**Syntax**

```
RADM64 {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [remote={label | 9-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [control={OFF | ON}]
  [en_pin_action={OFF | ON}]
  [cond_addr={label | 9-bit unsigned integer}]
  [pin={pin number}]
  comp_mode={ECMP | SCMP | MCMP1 | MCMP2}
  [action={CLEAR | SET | PULSELO | PULSEHI}]
  [reg={A | B | R | S | T | NONE}]
  [irq={OFF | ON}]
  [data={25-bit unsigned integer}]
  [hr_data= {7-bit unsigned integer}]
}
```

-or-

**Syntax**


```
RADM64 {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [remote={label | 9-bit unsigned integer}]
  [ctl_val={29-bit unsigned integer}]
  [data={25-bit unsigned integer}]
  [hr_data= {7-bit unsigned integer}]
}
```

**Figure 20-129. RADM64 Program Field (P31:P0)**


31	26	25	23	22	21	13	12	9	8	0
0	Reserved	BRK	Next program address			0011		Remote Address		
6	3	1	9			4		9		

**Figure 20-130. RADM64 Control Field (C31:C0)**

31	29	28	27	26	25	23	22	21	16
Reserved	Request type	Control		Reserved		En. pin action	Conditional address		
3	2	1	3	1	3	1	9		
15	13	12		8	7	6	5	4	3
Conditional address	Pin select			Ext Reg	Comp. mode	Action	Register select	Int. ena	1
9		5		1	2	2	2		1

**Figure 20-131. RADM64 Data Field (D31:D0)**


<b>Cycles</b>	Normally One Cycle. Two cycles if writing to remote address that is also the next address.
<b>Register modified</b>	None
<b>Description</b>	<p>This instruction modifies the data field, the HR data field and the control field at the remote address. The advantage over DADM64 is that it executes one cycle faster. In case the R, S, or T register is selected, the addition is a 32-bit addition. The table description shows the bit encoding for determining which ALU register is selected.</p> <p>RADM64 has two distinct syntaxes. In the first syntax, bit values may be set by assigning a value to each of the control fields. This syntax is convenient for modifying control fields that are arranged similar to the format of the RADM64 control field. A second syntax, in which the entire 29-bit control field is specified by the <i>cntl_val</i> field, is convenient when the remote control field is dissimilar from the RADM64 control field. Either syntax may be used, but you must use one or the other but not a combination of syntaxes. See <a href="#">Figure 20-132</a>.</p>

**Figure 20-132. RADM64 Add and Move Operation**


**comp\_mode** Selects the comparison mode type to be used.

**Table 20-67. Comparison Type Encoding Format**

comp_mode	C[6]	C[5]	MCMP order
ECMP	0	0	
SCMP	0	1	
MCMPI	1	0	REG_GE_DATA
MCMPII	1	1	DATA_GE_REG

**Table 20-68. RADM64 Control Field Descriptions**

request	Maintains the control field for the remote instruction.
Control	Maintains the control field for the remote instruction.
en_pin_action	Maintains the control field for the remote instruction.
cond_addr	Maintains the control field for the remote instruction.
pin	Maintains the control field for the remote instruction.
register	Maintains the control field for the remote instruction.
action	Maintains the control field for the remote instruction.

**Table 20-68. RADM64 Control Field Descriptions (continued)**

irq	Maintains the control field for the remote instruction.
data	Specifies the 25-bit initial value for the data field. If omitted, the field defaults to 0.
hr_data	Seven least significant bits of the 32-bit data field. Default: 0.
ctl_val	Specifies the 29 least significant bits of the Control field.

**Execution**

Remote Data Field = Selected register + Immediate Data Field (including HR field);  
Remote Control Field = Immediate Control Field;  
Jump to Next Program Address;

### 20.5.3.19 RCNT (Ratio Count)

**Syntax**

```
RCNT {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [control={OFF | ON}]
  divisor={25-bit unsigned integer}
  [data={25-bit unsigned integer}]
}
```

**Figure 20-133. RCNT Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	6	5	4	3	1	0
0	Reserved	BRK		Next program address		1010	Res.	00	Step width	Res.		2	3	1		

6                    3                    1                    9                    4                    1                    2                    2                    3                    1

**Figure 20-134. RCNT Control Field (C31:C0)**

31	27	26	25	24	0
Reserved	Control	Res.		Divisor	

5                    1                    1                    25

**Figure 20-135. RCNT Data Field (D31:D0)**

31	7	6	0
Data		Reserved	

25                    7

**Cycles**

Two Cycles (One Cycle if T=0)

**Register modified**

None

**Description**

RCNT is used with other instructions to convert an input period measurement  $T_{Input}$  to the form of ([Equation 31](#)) where the input period is expressed as a fraction of a reference period  $T_{Reference}$ .

$$T_{Input} = T_{Reference} \cdot \left( \frac{N}{M} \right) \quad (31)$$

RCNT computes the numerator N of ([Equation 31](#)). The denominator M of ([Equation 31](#)) is a constant that is of interest. For example, choosing allows the input period to be expressed as a percentage (%) of the reference period. Note that if  $T_{Input} > T_{Reference}$ , then RCNT will return  $N > M$ ; which would be correct if for example the input pulse period is 110% of the reference pulse period.

RCNT expects that register T is loaded with the value of  $T_{Reference}$ . The input period  $T_{Input}$  is determined by counting the number of loop resolution periods between edges on the input pin. This information is conveyed through the Z flag from a PCNT instruction that precedes the RCNT instruction.

The divisor field of the RCNT instruction should be chosen as:

Divisor =  $M \cdot l_r$ , where M is the desired denominator from ([Equation 31](#)) and  $l_r$  is the loop resolution prescale value.

An example N2HET program that makes use of the RCNT instruction is:

```
L0: MOV32 { remote=dummy,type=IMTOREG,reg=T,data=0x8,hr_data=0};

L1: PCNT { hr_lr=HIGH,brk=OFF,type=FALL2FALL,pin=0};

L2: RCNT { divisor=320,data=0x4};

L3: BR {cond_addr=L5, event = Z}

L4: ADC { src1=ZERO,src2=IMM,dest=IMM,next=L0,data=0,hr_data=0};

L5: ADD { src1=REM,src2=ZERO,dest=IMM,remote=L4,data=0,hr_data=0};

L6: ADD { src1=ZERO,src2=ZERO,dest=NONE,rdest=REM,
          next=L0,remote=L4,data=0,hr_data=0};

dummy
```

In this small program an input signal on pin 0 is measured both in terms of absolute cycles by the PCNT instruction at L1 and as in 1/10ths of the reference period by the RCNT instruction at L2. In this example the reference period is a constant 0x400 cycles; this value is loaded into register T by the MOV32 instruction at L0. (0x400 is data=8, hr\_data=0)

RCNT follows PCNT and is initialized to a working count of T/2 (0x200) whenever the PCNT instruction detects a falling edge on pin 0. Between falling edges on pin0, RCNT accumulates counts 10x faster than PCNT; so that the working data field of RCNT will reach the reference value of 0x400 in 1/10th the time that a PCNT instruction would. Each time the RCNT instruction passes the reference value, it sets the carry out flag and subtracts the reference value from the working count. By accumulating carry-outs from RCNT, the add with carry instruction at L4 effectively counts in increments of 1/10th of the reference period. Note that the divisor value 320 is 10 times 32; this assumes lr=32.

When the next falling edge is detected on pin 0, PCNT sets the Z flag and the RCNT instruction resets again to the initial data field of T/2. RCNT does not modify the Z flag, so that the branch instruction at L3 can execute instructions at L5, L6 instead of L4. The instructions at L5 and L6 capture the final result from L4 and reset the ADC instruction at L4 to zero for the start of the next period measurement.

## Execution

```
If (register T[31:0] != 00000000h)
{
    C = 0;

    If (Z == 0)
    {
        Data Field[31:0] = Data Field[31:0] + Divisor[24:0];

        If (Data Field[31:0] >= Reg T[31:0])
        {
            Data Field[31:0]=Data Field[31:0] - Reg T[31:0];
            C = 1;
        }
    }
    else
    {
        Data Field[31:0] = T[31:0] >> 1; /* T/2 */
    }
}
Jump to Next Program Address;
```

### 20.5.3.20 SCMP (Sequence Compare)

**Syntax**

```
SCMP {
    [brk={OFF | ON}]
    [next={label | 9-bit unsigned integer}]
    [reqnum={3-bit unsigned integer}]
    [request={NOREQ | GENREQ | QUIET}]
    [control={OFF | ON}]
    [en_pin_action={OFF | ON}]
    [cond_addr={label | 9-bit unsigned integer}]
    pin ={pin number}
    [action={CLEAR | SET}]
    [restart={OFF | ON}]
    [irq={OFF | ON}]
    [data={25-bit unsigned integer}]
}
```

**Figure 20-136. SCMP Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	0
0	Request Number	BRK		Next program address		0000		Reserved		

6                    3                    1                    9                    4                    9

**Figure 20-137. SCMP Control Field (C31:C0)**

31	29	28	27	26	25	24	23	22	21	16
Reserved	Request type	Control	Cout prv	Reserved	En. pin action		Conditional address			
3	2	1	1	2	1	1	9			

15	13	12	8	7	6	5	4	3	2	1	0
Conditional address		Pin select		Res.	01	Action	Reserved	Restart enable	Int. ena		

9                    5                    1                    2                    1                    2                    1                    1                    1

**Figure 20-138. SCMP Data Field (D31:D0)**

31	25	7	6	0
Data		Reserved		

7

**Cycles**

One

**Register modified**

Register T (implicitly)

**Description**

This instruction alternately performs angle- and time-based operations to generate pulse sequences, using the angle referenced time base. These pulse sequences last for a relative duration using a free running time base. Generally, register B holds the angle values and register A holds the time values. Bit 0 of the conditional address field (C13) specifies whether the instruction is operating in angle or time operation mode.

When the compared values match in angle mode, a pin can be set or reset according to the pin action bit (C4). The pin does not change states if the enable pin action bit (C22) is reset.

The restart enable bit (C1) provides the option to unconditionally restart a sequence using the X-flag bit of ACMP.

<b>restart</b>	If restart is set to ON and the X flag = 1, the assembler writes a value of 1 into the immediate index field, writes the value in register A into the immediate data field, and jumps to the next program address. The X flag is set or cleared by the ACMP instruction. If restart is set to OFF, the X flag is ignored; no special action is performed. Default: OFF.
<b>irq</b>	ON generates an interrupt if the compare match occurs in angle mode. No interrupt is generated when the field is OFF. Default: OFF.
<b>data</b>	Specifies the 25-bit compare value.
<b>cond_addr</b>	Since the LSB of the conditional address is used to select between time mode and angle mode, and since the conditional address is taken only in time mode, the destination for the conditional address must be odd.

## Execution

```

If (Data field value <= Selected register value) Cout = 0; else Cout = 1;

If (Restart Enable == 1 AND X == 1)
{
    C13 = 1;
    Immediate Data Field = Register A;
    Cout = 0;
    Jump to Next Program Address;
}

If (Angle Mode (C13 == 0) AND ((Restart En. == 1 AND X == 0) OR Restart En. == 0))
{
    If (Z == 0 AND (Register B value - Angle Inc. < Data field value) AND Cout == 0) OR
        (Z == 1 AND (Cout_prv == 1 OR Cout == 0)))
    {
        If (Enable Pin Action == 1) Selected Pin = Pin Action;
        If (Interrupt Enable == 1) HETFLG[n] = 1; /* n depends on address */
        If ([C28:C27] == 01) Generate request on request line [P25:P23];
        If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];

        Immediate Data Field = Register A;
        C13 = 1; /*** switch to Time Mode ***/
    }
    Jump to Next Program Address;
}
Else If (Time Mode (C13 == 1)) AND ((Restart En. == 1 AND X == 0) OR Restart En. == 0)
{
    /* Result of subtract must not exceed 2^24 - 1 */
    Register T = Register A - Immediate Data Field;
    Jump to Conditional Program Address;
}
Cout_prv = Cout; (always executed)

```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.21 SCNT (Step Count)

#### Syntax

```
SCNT {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  step={8 | 16 | 32 | 64}
  [control={OFF | ON}]
  gapstart={25-bit unsigned integer}
  [data={25-bit unsigned integer}]
}
```

**Figure 20-139. SCNT Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	6	5	4	3	1	0
0	Reserved	BRK		Next program address		1010	Res.	00	Step width		Res.		1			

6                    3                    1                    9                    4                    1                    2                    2                    3                    1

**Figure 20-140. SCNT Control Field (C31:C0)**

31	27	26	25	24	0
Reserved	Control	Res.		Gap start	

5                    1                    1                    25

**Figure 20-141. SCNT Data Field (D31:D0)**

31	7	6	0
Data		Reserved	

25                    7

#### Cycles

One or two cycles (two cycles when DF is involved in the calculations)

#### Register modified

Register A

#### Description

This instruction can be used only once in a program and defines a specialized virtual timer used after APCNT and before ACNT to generate an angle-referenced time base synchronized to an external signal (that is, a toothed wheel signal) as defined in APCNT and ACNT. Step width selection bits are saved in two flags, SWF0, and SWF1, to be re-used in ACNT.

SCNT multiplies the frequency of the external signal by a constant  $K$  defined in the step width field, [P5:P4]. The bit encoding for this field is defined in [Table 20-69](#):

#### step

Specifies the step increment to be added to the counter value each program resolution. These two bits provide the values for the SWF0 and SWF1 flags. The valid values are listed in [Table 20-69](#).

**Table 20-69. Step Width Encoding for SCNT**

P5	P4	Step Width (K)
0	0	8

**Table 20-69. Step Width Encoding for SCNT (continued)**

P5	P4	Step Width (K)
0	1	16
1	0	32
1	1	64

- gapstart** Defines the gap start angle, which SCNT writes to register A. The gap start value has no effect on the SCNT instruction, but if the ACNT instruction is being used, register A must contain the correct gap start value. For a typical toothed wheel gear:  
 $GAPSTART = (\text{stepwidth} \times (\text{actual teeth on gear} - 1)) + 1.$
- data** Specifies the 25-bit integer value serving as a counter.  
 Default: 0.

This instruction is incremented by the step value K on each timer resolution up to the previous period value P(n-1) measured by APCNT (stored in register T). The resulting period of SCNT is:  $P(n - 1)/K$

Due to stepping, the final count of SCNT will not usually exactly match the target p(n-1). SCNT compensates for this error by starting each cycle with the remainder of the previous cycle.

When SCNT reaches the target p(n-1), the zero flag is set as an increment condition for ACNT. SCNT also specifies a gap start angle, defining the start of a range in ACNT where period measurements in APCNT are temporarily stopped to mask singularities in the external signal.

SCNT uses register A to store the gap start value. Gap start has no effect for SCNT.

## Execution

```

SWF1 = P5;
SWF0 = P4;
Z = 0;

If (register T != 0000000h)
{
    If (DCF == 1 OR ACF == 1)
    {
        Data Field register = 0000000h;
        Counter value = 0000000h;
    }

    If (DCF == 0 AND ACF == 0)
    {
        Data Field register = Data field register + Step Width;
    }

    If ((Data Field register - register T) >= 0)
    {
        Data field register = Data Field register - register T;
        Z = 1;
    }
}

Register A = Gap start value;

}

Jump to Next Program Address;

```

### 20.5.3.22 SHFT (Shift)

#### Syntax

```
SHFT {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  smode={OR0 | OL0 | OR1 | OL1 | ORZ | OLZ | I RM | I LL | I RZ | I LZ}
  [control={OFF | ON}]
  [prv={OFF | ON}]
  [cond_addr={label | 9-bit unsigned integer}]
  cond={UNC | FALL | RISE}
  pin ={pin number}
  [reg={A | B | R | S | T | NONE}]
  [irq={OFF | ON}]
  [data={25-bit unsigned integer}]
}
```

**Figure 20-142. SHFT Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	4	3	0
0	Request Number	BRK		Next program address		1111		Reserved		Smode		

6                    3                    1                    9                    4                    5                    4

**Figure 20-143. SHFT Control Field (C31:C0)**

31	29	28	27	26	25	24	22	21	16
Reserved	Request type	Control	Prv.	Reserved			Conditional address		
3	2	1	1	3			9		
15	13	12		8	7	6	5	4	3
Conditional address	Pin select			Ext Reg	Shift condition	Res.	0	Register select	Int. ena
9			5	1	2	1	1	2	1

**Figure 20-144. SHFT Data Field (D31:D0)**

31	25	24	23	22	21	7	6	0
	Data				Reserved	7		

#### Cycles

One

#### Register modified

Selected register (A, B, R, S or T)

#### Description

This instruction shifts the data field of the Instruction. N2HET pins can be used for data in or data out. SHFT includes parameters to select the shift direction (in, out, left, right), shift condition (shift on a defined clock edge on HET[0] or shift always), register for data storage (A, B, R, S or T), and the data pin.

**smode** Shift mode

**Table 20-70. SHIFT MODE Encoding Format**

<b>smode</b>	<b>P3</b>	<b>P2</b>	<b>P1</b>	<b>P0</b>	<b>Operation</b>	
OR0	0	0	0	0	Shift Out / Right	LSB 1st on HETx / 0 into MSB
OL0	0	0	0	1	Shift Out / Left	MSB 1st on HETx / 0 into LSB
OR1	0	0	1	0	Shift Out / Right	LSB 1st on HETx / 1 into MSB
OL1	0	0	1	1	Shift Out / Left	MSB 1st on HETx / 1 into LSB
ORZ	0	1	0	0	Shift Out / Right	LSB 1st on HETx / Z into MSB
OLZ	0	1	0	1	Shift Out / Left	MSB 1st on HETx / Z into LSB
IRM	1	0	0	0	Shift In / Right	HETx into MSB
ILL	1	0	0	1	Shift In / Left	HETx into LSB
IRZ	1	0	1	0	Shift In / Right	HETx in MSB / LSB into Z
ILZ	1	0	1	1	Shift In / Left	HETx in LSB / MSB into Z

**cond** Specifies the shift condition.

**Table 20-71. SHIFT Condition Encoding**

<b>C6</b>	<b>C5</b>	<b>Shift condition</b>
0	X	Always
1	0	Rising edge of HET[0]
1	1	Falling edge of HET[0]

**irq** ON generates an interrupt if the Z flag is set. A value of OFF does not generate an interrupt.

Default: OFF.

**data** Specifies the 25-bit value for the data field.

## Execution

```

If (SHIFT condition == 0X)
OR (SHIFT condition == 10 AND HET[0] rising edge)
OR (SHIFT condition == 11 AND HET[0] falling edge)
{
    If ([P3:P2] == 00)
    {
        If ((Immediate Data Field == all 0's AND [P3:P0] == 000X)
            OR (Immediate Data Field == all 1's AND [P3:P0] == 001X))
        {
            Z = 1;
        }
        else
        {
            Z = 0;
        }
    }
}

```

```

        }
        else If ([P3:P0] == 1010)
        {
            Z = LSB of the Immediate Data Field;
        }
        else if ([P3:P0] == 1011)
        {
            Z = MSB of the Immediate Data Field;
        }
    }

If( (Immediate Data Field == all 0's) OR
    (Immediate Data Field == all 1's))
{
    if (Interrupt Enable == 1)
    {
        HETFLG[n] = 1;      /* n depends on address */
    }
    Jump to Conditional Address;
}
else
{
    Jump to Next Program Address;
}

Prv. bit = HET[0] Pin level; (Always executed)

Shift Immediate Data Field once according to P[3:0];
Immediate Data Field = Result of the shift;
Selected register = Result of the shift;
Jump to Next Program Address;

```

---

**NOTE:** The immediate data field evaluates all 0s or all 1s and is performed before the shift operation.

---

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.23 WCAP (Software Capture Word)

**Syntax**

```
WCAP {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [hr_lr={HIGH | LOW}]
  [control={OFF | ON}]
  [prv={OFF | ON}]
  [cond_addr={label | 9-bit unsigned integer}]
  pin ={pin number}
  event={NOCOND | FALL | RISE | BOTH}
  reg={A | B | R | S | T | NONE}
  [irq={OFF | ON}]
  [data={25-bit unsigned integer}]
  [hr_data={7-bit unsigned integer}]
}
```

**Figure 20-145. WCAP Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	7	0
0	Request Number	BRK		Next program address		1011	hr_lr		Reserved		

6                    3                    1                    9                    4                    1                    8

**Figure 20-146. WCAP Control Field (C31:C0)**

31	29	28	27	26	25	24	22	21	16			
Reserved	Request type	Control	Prv.	Reserved			Conditional address					
3	2	1	1	3			9					
15	13	12		8	7	6	5	4	3	2	1	0

Conditional address      Pin select      Ext Reg      Capture condition      Reserved      Register select      Int. ena

9                    5                    1                    2                    2                    2                    1

**Figure 20-147. WCAP Data Field (D31:D0)**

31	Data	HR Data	0
	25	7	

**Cycles** One

**Register modified** None

**Description** This instruction captures the selected register into the data field if the specified capture condition is true on the selected pin. This instruction can be used with all pins.

If the hr\_lr bit is reset, the WCAP instruction will capture an HR time stamp into the data field on the selected edge condition. If the hr\_lr bit is set, the HR capture is ignored.

**event**                      Specifies the event that triggers the capture.

**Table 20-72. Event Encoding Format for WCAP**

C6	C5	Capture Condition
0	0	Always
0	1	Capture on falling edge
1	0	Capture on rising edge
1	1	Capture on rising and falling edge

**irq**                      ON generates an interrupt when the capture condition is met. No interrupt is generated for OFF.  
Default: OFF.

**data**                      Specifies the 25-bit integer value to be written to the data field or selected register.

**hr\_data**                  HR capture value.  
Default: 0.

---

**NOTE:** WCAP in HR Mode: The HR Counter starts on a WCAP instruction execution (in the first loop clock) and will synchronize to the next loop clock. When N2HET is turned on and a capture edge occurs in the first loop clock (where the HR counter hasn't been synchronized to the loop clock), then the captured HR counter value is wrong and is of no use. So the captured HR data in the first loop clock should be ignored.

---

## Execution

```

If (Specified Capture Condition is true on Selected Pin
OR Unconditional capture is selected)
{
    Immediate Data Field = Selected register value;

    If (hr_lr bit == 0) Capture the HR value in Immediate HR Data Field;

    If (Interrupt Enable == 1) HETFLG[n] = 1; /* n depends on address */
    If ([C28:C27] == 01) Generate request on request line [P25:P23];
    If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];

    Jump to Conditional Address;
}

Jump to Next Program Address;

Prv bit = Current Logic (Lx) value of selected pin; (always executed)

```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

### 20.5.3.24 WCAPE (Software Capture Word and Event Count)

**Syntax**

```
WCAPE {
  [brk={OFF | ON}]
  [next={label | 9-bit unsigned integer}]
  [reqnum={3-bit unsigned integer}]
  [request={NOREQ | GENREQ | QUIET}]
  [control={OFF | ON}]
  [prv={OFF | ON}]
  [cond_addr={label | 9-bit unsigned integer}]
  pin ={pin number}
  event={NOCOND | FALL | RISE | BOTH}
  [reg={A | B | R | S | T | NONE}]
  [irq={OFF | ON}]
  [ts_data={25-bit unsigned integer}]
  [ec_data={7-bit unsigned integer}]
}
```

**Figure 20-148. WCAPE Program Field (P31:P0)**

31	26	25	23	22	21	13	12	9	8	0
0	Request Number	BRK	Next program address	1000		Reserved		9	4	6

**Figure 20-149. WCAPE Control Field (C31:C0)**

31	29	28	27	26	25	24	23	22	21	16
Reserved	Request type	Control	Prv.	1	1	3	Reserved		Conditional address	9
3	2	1	1							15

15	13	12	8	7	6	5	4	3	2	1	0
Conditional address	Pin select		Ext Reg	Capture condition	Reserved	Register select	Int. ena				9

**Figure 20-150. WCAPE Data Field (D31:D0)**

31	25	7	6	0
Time Stamp		Edge Counter		7

<b>Cycles</b>	One
<b>Register modified</b>	None
<b>Description</b>	This instruction captures the selected register into the data field [D31:D7] and increments an event counter [D6:D0] if the specified capture condition is true on the selected pin. This instruction can be used with all pins, but the time stamp [D31:D7] has loop resolution only.

**event**                      Specifies the event that triggers the capture.

**Table 20-73. Event Encoding Format for WCAPE**

C6	C5	Capture Condition
0	0	Always
0	1	Capture on falling edge
1	0	Capture on rising edge
1	1	Capture on rising and falling edge

**irq**                      ON generates an interrupt when the capture condition is met. No interrupt is generated for OFF.  
                             Default: OFF.

**ts\_data**                 Specifies the 25-bit integer value for [D31:D7]  
                             Default: 0.

**ec\_data**                 Specifies the initial 7-bit integer value for [D6:D0].  
                             Default: 0.

### Execution

```

If (Specified Capture Condition is true on Selected Pin
OR Unconditional capture is selected)
{
    Immediate Data Field[31:7] = Selected register value;
    Immediate Data Field [6:0] = Immediate Data Field [6:0] + 1;

    If (Interrupt Enable == 1) HETFLG[n] = 1; /* n depends on address */
    If ([C28:C27] == 01) Generate request on request line [P25:P23];
    If ([C28:C27] == 11) Generate quiet request on request line [P25:P23];

    Jump to Conditional Address;
}

Jump to Next Program Address;

Prv bit = Current Logic (Lx) value of selected pin; (always executed)

```

The specific interrupt flag that is triggered depends on the address from which the instruction is executed, see [Section 20.2.7](#).

## ***High-End Timer Transfer Unit (HTU) Module***

This chapter describes the high-end timer transfer unit (HTU) module. The HTU is similar to the DMA (Direct Memory Access) module, but it is specialized to transfer NHET (High End Timer) data to or from the microcontroller RAM.

---

**NOTE:** This chapter describes a superset implementation of the HTU module that includes features and functionality that require DMA. Since not all devices have DMA capability, consult your device-specific datasheet to determine applicability of these features and functions to your device being used.

---

Topic	Page
<b>21.1 Overview .....</b>	<b>897</b>
<b>21.2 Module Operation .....</b>	<b>898</b>
<b>21.3 Use Cases .....</b>	<b>911</b>
<b>21.4 Control Registers .....</b>	<b>914</b>
<b>21.5 Double Control Packet Configuration Memory .....</b>	<b>939</b>
<b>21.6 Examples .....</b>	<b>946</b>

## 21.1 Overview

The HET transfer unit is a dedicated direct memory access controller which transfers data between the NHET RAM and RAM buffers located in the main memory address range. This eliminates time consuming CPU accesses to the NHET RAM to gather measurement data or creating output waveforms and thus freeing up the CPU to perform other tasks.

### 21.1.1 Features


- Independently transfers data between the NHET and the main memory
- 8 double control packets supporting dual buffer configuration
- Transfer requests generated by NHET instructions/events
- One shot, circular and auto switch buffer transfer modes for each double control packet for flexible buffer handling
- Constant and post-increment addressing modes
- 32- or 64-bit transactions
- Programmable memory protection region
- Parity protect control packet RAM
- Extensive diagnostic functionality


## 21.2 Module Operation

The HTU is tightly coupled to the NHET and is not intended to transfer data from other peripheral modules. It initiates transfers with the help of requests generated by the NHET program and configurable control packets. Figure 21-1 shows a system block diagram of the HTU and the main path for the data transfer. The tight coupling and the dedicated bus into the SCR (Switched Central Resource) reduces the amount of data transferred on the peripheral bus, which increases the overall system performance. However if the application decides to use the direct CPU access method to the NHET RAM, it is free to do so.

Figure 21-2 shows a more detailed block diagram of the HTU module.

**Figure 21-1. System Block Diagram**



**Figure 21-2. HTU Block Diagram**



Transfers between NHET RAM and the main memory are triggered by 8 different normal NHET requests. Quiet requests are used for specific cases and are discussed in [Section 21.2.4.1](#). Control packets, which store the source and destination addresses, the transfer count and other information (see [Section 21.5](#)), are associated with the requests. A FIFO decouples the read- and write-path and allows to do data-packing in the case of different read- and write-data sizes. The application can specify a section of memory into or from which the data is transferred. This serves as memory protection in the case that information in the control packet RAM was unintentionally altered and avoids that the HTU can overwrite important application data.

Control packets are implemented as double control packets (DCP) which allow to specify two buffers for the data transfer. This enables the CPU to work with one buffer, while new data is transferred to/from the other buffer.

The control packet defines:

- the start address of the source/destination buffers
- the NHET instruction address location
- how many elements need to be transferred
- the buffer handling

A transfer is triggered when a certain condition (for example, capture, compare condition) is detected by a NHET instruction. The NHET instruction specifies which request line to the HTU will be triggered at the event. The DCPs have a fixed assignment to the request lines and the corresponding assignment can be found in the device datasheet. Once a request is triggered, it starts a frame transfer. A frame can contain one or more elements. Elements are defined as 32-bit or 64-bit words of data.

**Figure 21-3. Example of a HTU Transfer**


## 21.2.1 Data Transfers between Main RAM and NHET RAM

### 21.2.1.1 Addressing Modes

The addressing modes of a control packet need to be distinguished between the main RAM of the CPU and the NHET RAM.

#### Main RAM

For each double control packet (see [Section 21.2.1.3](#)) the addressing mode for the main RAM (RAM0/1) can be configured to constant or post-increment mode in register IHADDRCT.

- **Constant Addressing:** In constant mode, the HTU writes/reads the data to/from the same address in the main RAM.
- **Post-increment Addressing:** In post-increment mode, the HTU writes/reads the data to/from the main RAM by incrementing through the addresses after each transfer. If 32-bit transfers are selected it will automatically increment by 4 Byte, if 64-bit transfers are selected, it will increment by 8 Byte. The examples of Use Cases illustrate the post-increment mode, where the elements of consecutive frames are transferred to/from consecutive locations in the main RAM buffer.


#### NHET RAM

How a DCP addresses the NHET RAM is determined by the initial NHET address, the initial element counter (IETCOUNT) and the NHET addressing mode (ADDMH). The main difference to the main RAM addressing mode is that the HET address is reset to the initial HET address for every first element of a frame. To implement constant addressing, the initial element counter needs to be set to 1. Post-increment addressing is selected by programming the initial element counter to a value other than 1.

### 21.2.1.2 Single Buffer Implementation

In a single buffer implementation, the DCP is set up to transfer data to/from a single buffer in the main RAM. With each transfer request, the programmed number of elements is transferred and the buffer pointer is reset to its starting address after the programmed number of frame transfers have completed.


[Figure 21-4](#) shows the request on one request line of the HTU and the frame running on the assigned control packet visualized by the element counter. In the diagram, the frame has 5 element transfers (element count = 5).

**Figure 21-4. Single Buffer Timing and Memory Representation**


Before the application reads the buffer, it has to disable the control packet to avoid that new data overwrites the buffer while it's being accessed by the application. Regardless of the control packet being disabled at t1 or t2 the last frame will always be completed, since the trigger request has been received already. The application can determine any ongoing transfers by the TIPF flag and the NACP bits.

- **One Shot Buffer Mode:** If TMBA or TMBB is set to one shot buffer mode then the data stream will stop after all elements of buffer A or buffer B have been transferred. This means that the corresponding DCP will be disabled after the last frame was transferred to/from buffer A or B and CFTCTA or CFTCTB decrements to zero.
- **Circular Buffer Mode:** If TMBA or TMBB is set to circular buffer mode, then the data stream will continue back at the start of buffer A or B after all elements of buffer A or B have been transferred. The example of Timing Example for Circular Buffer Mode assumes IETCOUNT=3 (Initial Element Transfer Count), IFTCOUNT=3 (Initial Frame Transfer Count, SIZE=0 (Size of Transfer = 32-bit) and ADDFM=0 (Addressing Mode Main Memory = Post Increment). So there are in total 9 32-bit values in the buffer. It also assumes IFADDRx=10h. "U" means uninitialized.

Figure 21-5. Timing Example for Circular Buffer Mode



### 21.2.1.3 Dual Buffer Implementation

The transfer unit provides **double control packets (DCPs)** supporting the use of two buffers per data stream (per HTU request source). If one buffer should be read by the CPU or DMA, the data stream is directed to the other buffer and the first buffer is frozen. Switching to the other buffer can be triggered with a write access to the CPENA register or with the DCP configured to automatically switch to the other buffer when the programmed number of frames has been transmitted. Freezing the buffer avoids this buffer to be overwritten with new HET data while the CPU or DMA reads this buffer.

Figure 21-6 shows a timing example of two HET instructions 1 and 2, which are the request sources for the HTU (and are controlled by DCP 1 and DCP 2). Each generated frame has 5 element transfers. Request source 1 has two RAM buffers, controlled by two control packets 1A and 1B. Request source 2 has two RAM buffers, controlled by two control packets 2A and 2B.

**Figure 21-6. Dual Buffer Timing**

	X	t1	X	X	
TU request (1)	X		X		X
Element Counter 1A	5 4 3 2 1	5	4 3 2 1		
Element Counter 1B	1 2 3 4 5	6	7 8 9 10	11 12 13 14 15	16 17 18 19 20
Element Number					
TU request (2)	X		X	X	X
Element Counter 2A	5 4 3 2 1		5 4 3 2 1		
Element Counter 2B	1 2 3 4 5		6 7 8 9 10	11 12 13 14 15	16 17 18 19 20
Element Number					


**Memory View for DCP-1A/B**



Figure 21-6 shows a switch at time t1, where buffer 1A is frozen and data stream 1 is directed to buffer 1B, but only after the frame has been completed. It also shows the time (t2 or t3) where 2A is frozen and data stream 2 is directed to buffer 2B. If the switch happens between the request and the start of the frame (for example, time t3), then the frame is processed by the new control packet (although the old control packet was active at the time of the request). The delays between the HTU requests and the start of the element transfers result from the fact that the HTU can process only one transfer at a time.

#### Auto Switch Buffer Mode

If TMBA is set to auto switch mode, then the data stream will continue at the start of buffer B after all elements of buffer A have been transferred. This means that in the CPENA register, CP A is disabled and CP B is enabled automatically and buffer B uses its initial main memory address and initial frame counter to start. The same principle is valid for TMBB and buffer B.

The examples of Figure 21-7 assumes IETCOUNT=3 (Initial Element Transfer Count), IFTCOUNT=3 (Initial Frame Transfer Count, SIZE=0 (Size of Transfer = 32-bit) and ADDFM=0 (Addressing Mode Main Memory = Post Increment). So there are in total 9 32-bit values in buffer A and B. It also assumes IFADDRB=10h and IFADDRA=40h. "U" means uninitialized.

**Figure 21-7. Timing Example for Auto Switch Buffer Mode**



#### 21.2.1.4 General Control Packet Behavior

The action defined by the selected mode will be performed at the end of the last frame, which has the frame counter value of 1. The one shot and auto switch mode will automatically update the CPENA register at this time. Note, that for all three modes listed above, it is possible to switch to the other buffer by writing to CPENA before the end of the current buffer is reached.

If a write access to CPENA happens while the last frame of DCP x (with frame counter = 1) is transferred then the priority is defined by Table 21-1.


**Table 21-1. CPENA / TMBx Priority Rules**

Write access to CPENA bits ( $2^*x+1$ ) and ( $2^*x$ ) during the frame with frame counter = 1 ( <sup>(1)</sup> )	Priority Rule
Disable: 01 --> 00 or 10 --> 00	Disabling the DCP by the write to CPENA has priority, TMBx is ignored.
Stay: 01 --> 01 or 10 --> 10	The write access to CPENA is ignored, TMBx has priority and defines the action.
Switch: 01 --> 10 or 10 --> 01	Switching the DCP by the write to CPENA has priority, TMBx is ignored.

<sup>(1)</sup> See read table of CPENA register

There could be a case where the CPU wants to do main memory operations, but does not want the HTU modifying the main memory. It could happen that a request was already active, but the frame transfer hasn't started yet when the application disabled the control packets. The timing diagram in [Figure 21-8](#) shows this scenario.

**Figure 21-8. Timing for Disabling Control Packets**



Since the request for the transfer was already received before the DCPx is disabled, the HTU will still start the frame transfer. The application would poll the BUSY<sub>x</sub> bit during the time the DCPx was disabled and before the frame was started and would read a non-busy information. It then would start the main memory operations thinking all transfers have completed, however after some time the HTU will start the outstanding frame transfer and corrupt the main memory.

To avoid this, the application can set the VBUSHOLD bit to disable all transactions between the HTU and the main memory. It has to poll the BUSBUSY bit to ensure that no outstanding transactions on the bus are pending. The HTU will still receive all transfer requests from the NHET, but it will not be able to transfer any data to or from the main memory, while the VBUSHOLD bit is set.

### 21.2.2 Arbitration of HTU Elements and Frames

- Frames do not interrupt each other. If a request occurs on DCP x while another frame runs on DCP y (and  $x \neq y$ ), then the current frame completes before the new frame starts.
- If two or more request lines are active, the request line with the lower number (specified in the request number field of the corresponding NHET instruction) is serviced first.

### 21.2.3 Conditions for Frame Transfer Interruption

If a frame is currently transferred on DCP x and one of the events listed below happens, then the event will (1.) clear the element counter of DCP x, (2.) stop new element transfers on DCP x (3.) clear the active busy bit of DCP x and (4.) disable DCP x in the CPENA register. The DCPs other than DCP x will not be affected.

- Request Lost Error of DCP x (with CORL bit set to zero).
- Parity Error of DCP x (with parity check enabled and COPE bit set to zero). See also [Section 21.2.6](#).
- Bus Error of DCP x.
- Memory Protection Error of DCP x (with memory protection enabled). See also [Section 21.2.5](#).
- Writing a one to a BUSY bit (belonging to DCP x) if that bit is one. There is no effect if the BUSY bit is zero.
- Writing a one to the HTURES bit.

When a memory protection error occurs, the access to the protected address is blocked. The frame is stopped before the element, which caused the violation transfer, starts. All other errors will let the current element transfer finish.

In case of the Request Lost and Bus Error, one more element transfer goes on the bus, before the frame is actually stopped. Accordingly, the busy bit is cleared after the element, which follows the element that caused the error.


In case of the Bus Error, the counter for the element, which follows the element that caused the error, is captured to the ERRETC register field.

**NOTE:** If the HTUEN bit is cleared during a frame is transferred, then the frame will be completed before the HTU is disabled.

#### 21.2.4 HTU Overload and Request Lost Detection

If the number of different HTU request sources is "high", the period between the requests is "short" and/or the initial element counter values are "big", then the HTU could get into a overload situation. In [Figure 21-9](#), all requests marked with "L" are lost, since their frame is not completed at the time the next request occurs. Each number in the rows "TU request (x)" represents a time, where the associated NHET instruction generates a request on DCP x. The arrows in [Figure 21-9](#) point to the associated frame, which could be delayed compared to the request. The delays are caused by different frames, which are currently processed. The figure assumes that the CORL bit in the RLBECTRL register is set, which causes the DCP to stay enabled and let the data stream continue after a request lost error occurred on the DCP (see 3-L for TU request (2)).

**Figure 21-9. Timing Example Including Lost Requests**



Lost requests are signaled with the RLOSTFL register, and if enabled, can generate request lost interrupts.



If the CORL bit is set, a frame will be completed and the corresponding DCP stays enabled even if a request lost was generated during this frame.

In dual buffer mode, the request lost detection works continuously, independent of the CP switches.

##### 21.2.4.1 Requests and Quiet Requests

In addition to generating too many transfer requests and thus overloading the HTU and not being able to transfer data at all, it can happen that inconsistent data is transferred. The following examples illustrate such scenarios.

In the examples below, the HTU reads a frame of three elements from the datafield of three different instructions. In [Figure 21-10](#), the L3-Instruction generates the HTU request at time t2, t7, etc. and the according frame (at t3). The frame is delayed because of the HTU load. However, as shown in [Figure 21-10](#), the delay still allows the frame to complete before the datafield of instruction L1 is updated again. However, when the delay is longer (as shown in [Figure 21-11](#)), then the frame could fall into the NHET loop (LRP), in which the NHET updates the data fields of the L1, L2 and L3 instructions. In this case, the HTU could read inconsistent data as shown in the diagram. A wrong (new) value is read from L1 (at time t3), but correct ("old") values are read from L2 and L3 (at times t4 and t5).

**Figure 21-10. Timing which Generates No Request Lost Error**

**Figure 21-11. Timing which Generates a Request Lost Error**


To ensure consistent data, the NHET instructions are able to generate a **quiet request**, which does not originate a transfer but is only used by the HTU for consistency check. If a frame has not completed since the last request (or has not even started) at the time the quiet request occurs, then the HTU signals a request lost error. All instructions, which allow to generate a request can be configured to generate a quiet request instead. So in the examples of [Figure 21-10](#) and [Figure 21-11](#), instruction L1 should be configured to generate a quiet request and instruction L3 to generate a normal request. In the case of [Figure 21-11](#), the corresponding bit in the RLOSTFL register will be set.

It is the responsibility of the NHET software to enable a quiet request for the first instruction of an instruction block, which is addressed by DCP x, and to enable a normal request only for the last instruction of this block. Since enabling the quiet request should enable a proper request lost detection for DCP x, both NHET instructions need to specify the same DCP x (reqnum=x).

The control fields of the HET instructions provide a 2-bit field to configure one of the following possibilities (as shown in [Table 21-2](#)). A 3-bit field in the program field will select which of the 8 Double Control Packets will be triggered by the request.


**Table 21-2. Triggered Control Packets**

Request Type Bit 1	Request Type Bit 0		Request Number
Don't care	0	No request	Specify number 0, 1,... or 7, which selects the HTU or DMA request line
0	1	Generate normal request	
1	1	Generate quiet request	

In the case of very light HTU load, but higher signal requirements (for example, high frequency), the quiet request could also be used to define periods in which the data read by a control packet is safe. The following HET code will capture counter time stamps to the L1-WCAP data field after rising edges (at pin CC6) and to the L2-WCAP data field after falling edges (at pin CC7):

```
L0 CNT {reg=A, max=0xFFFFFFF}
L1 WCAP {reqnum=3, request=GENREQ, event=RISE, reg=A, pin=CC6}
L2 WCAP {reqnum=3, request=QUIET, event=FALL, reg=A, pin=CC7}
; HET HRSHARE feature configured to assign both WCAPS to pin CC6
```

**Figure 21-12. Timing Example for Two WCAP Instructions**



The HTU frame will have two elements: The first gives the time stamp of the rising edge  $r(n)$  and the second gives the time stamp of the previous falling edge  $f(n-1)$ . Using the code above, requests (R) and the quiet requests (QR) will occur at the times shown in Figure 21-12, and a request lost will only be signaled when the frame makes an access during the times marked with RL. So reading [22, 21] as frame elements is correct. If the signal frequency would increase, then a wrong pair [22, 24] could be read, but this will be signaled by a request lost error since at least e2 falls into the RL period.

### 21.2.5 Memory Protection

This feature allows restricting accesses to certain areas in memory in order to protect critical application data from unintentionally being manipulated by the HTU.

If the HTU memory protection feature is disabled, the full 4 GB address range can be accessed by the HTU without exception. There are two memory regions which start and end addresses can be configured. With the memory protection feature enabled, read and write accesses by the HTU inside the defined regions are allowed. For accesses outside the regions, one of two modes is configurable:

- Any access performed by the HTU is forbidden and will be signaled to the ESM module. Write accesses will be blocked.
- Read access is allowed but write access will be blocked and signaled to the ESM module.

To use one region only, REG01ENA must be zero. Bits ACCR01, INTENA01, and register settings of MP1S, and MP1E will be ignored.

To use both regions, the rules below must be followed:

1. Memory mapped region 0 covers a lower memory area as Memory mapped region 1.
2. REG01ENA is a one and REG0ENA is a zero.
3. ACCR01 is set for the desired access type, ACCR0 is ignored.
4. INTENA01 is set for the desired action, INTENA0 is ignored.

If an element transfer of DCP x generates a memory protection error, then:

1. The element counter of DCP x is cleared.
2. All new element transfers on DCP x are stopped.
3. The active busy bit of DCP x is cleared.

4. DCP x is disabled in the CPENA register. The DCPs other than DCP x will not be affected.
5. The FT flag will be set.
6. An error is signaled to the ESM module.

### **21.2.6 Control Packet RAM Parity Checking**

The HTU module can detect parity errors in the DCP (Double Control Packet) RAM. DCP RAM parity checking is implemented using one parity bit per byte. Even or odd parity checking can be selected in the DEVCR1 register of the system module and can be enabled/disabled by a 4-bit key in the PCR register.

During a read access to the DCP RAM, the parity is calculated based on the data read from the RAM and compared with the good parity value stored in the parity bits. The parity check is performed when the HTU or any other master (for example, CPU) makes a read access to the DCP RAM. A read access within the RAM section of an initial or current DCP checks all 16 bytes of the DCP at a time (see also DCP memory map). For example, if a byte read access happens for DCP RAM address 0, but there is a parity error at byte address Ch then the parity error will occur and the captured parity address will be Ch and not 0. The address of the byte in which the error occurred can be read from the PAR register. If successive DCP RAM read accesses generate multiple parity errors, only the address of the first detected error will be captured and the PAR register will not be updated by subsequent errors until it is read by the application. When multiple errors in a 16 byte word are detected, only the address of the lowest byte will be captured.

The application can decide whether to stop any transfers when a parity error is detected or to continue transferring data. If the COPE (Continue On Parity Error) bit is zero and parity checking is enabled, then the HTU will not start the frame and the corresponding DCP will be automatically disabled in the CPENA register. If a master other than the HTU (for example, CPU) reads the RAM section of DCP x and a parity error is detected during this read access, while the parity check is enabled and the COPE bit is zero, then the DCP x will be automatically disabled in the CPENA register. If a frame for this DCP x is ongoing during this read access, then in addition the element counter of DCP x is cleared, all new element transfers on DCP x are stopped and the active busy bit of DCP x is cleared. With COPE set to one and the parity check enabled, the parity checking will still be performed, but the data transfer of an active DCP continues after a parity error was detected for this DCP. So neither the DCP with the parity error will be disabled nor the frame will be stopped.

After a DCP is enabled (with CPENA using BIM=0), then at the start of the first frame, the HTU performs the parity check only on the initial DCP, since it does not need the current DCP information. For further frames, the HTU performs the parity check for both initial and current DCP, since it needs both information.

On a parity error detection, an error will also be signaled to the ESM module.

#### **21.2.6.1 Parity Bit Mapping and Testing**

To test the parity checking mechanism, the parity RAM can be made accessible in order to allow manual fault insertion. Once the TEST bit is set, the parity bits are mapped to address FF4E 0200h.

When in test mode (the parity RAM is accessible), no parity checking will be done when reading from parity RAM, but parity checking will still be performed for read accesses to the DCP RAM.

[Table 21-3](#) and [Table 21-4](#) show how the corresponding parity bits of the DCP RAM bytes are mapped into the memory.

**Table 21-3. DCP RAM**

Bit	31	24	23	16	15	8	7	0
FF4E 0000h	Byte 0		Byte 1		Byte 2		Byte 3	
FF4E 0004h		Byte 4		Byte 5		Byte 6		Byte 7
FF4E 0008h		Byte 8		Byte 9		Byte 10		Byte 11
FF4E 000Ch		Byte 12		Byte 13		Byte 14		Byte 15

**Table 21-4. DCP Parity RAM**

Bit	24	16	8	0
FF4E 0200h	P0	P1	P2	P3
FF4E 0204h	P4	P5	P6	P7
FF4E 0208h	P8	P9	P10	P11
FF4E 020Ch	P12	P13	P14	P15

Each byte in DCP RAM has its own parity bit in the DCP Parity RAM. P0 is the parity bit for byte 0, P1 is the parity bit for byte 1 and so on.

#### 21.2.6.2 Initializing Parity Bits

After device power up, the DCP RAM content including the parity bit cannot be guaranteed. In order to avoid parity failures, when reading DCP RAM, the RAM has to be initialized first. This can simply be done by writing known values into the RAM by software and the corresponding parity bit will be automatically calculated.

Another possibility to initialize the DCP memory and its parity bits is to use the system module, which is an on-chip module external to the HTU. This module can start the automatic initialization of all RAMs on the microcontroller including the HTU DCP RAM. This function initializes the complete DCP RAM to "0" when activated by the system module. Depending on the even/odd parity selection, all parity bits will be calculated accordingly. The HTUEN bit must be cleared and the parity functionality must be enabled (by PARITY\_ENA) during the automatic DCP RAM initialization. If HTUEN is one when the initialization is triggered by the system module, then the initialization will not be performed and the HTU operation is not affected. If a one is written to HTUEN during the initialization, then the HTUEN bit will be set but the HTU will not be enabled before the initialization completes.

## 21.3 Use Cases

### 21.3.1 Example: Single Element Transfer with One Trigger Request

This example considers the case that the HTU fills a RAM buffer in the main (CPU) data RAM. The HTU reads from the instruction which generates the HTU requests.


This example uses a PCNT instruction. Every time the PCNT has captured a new pulse or period value, it will automatically generate a transfer request to the HTU, which then transfers the value from the NHET RAM to the buffer RAM. So over time consecutive locations in the RAM buffer can be filled with consecutive measurement values captured into the NHET RAM data field of the same PCNT instruction without loading or interrupting the CPU.

### 21.3.2 Example: Multiple Element Transfer with One Trigger Request

The following example shows how the HTU could be used to fill a RAM buffer with a data stream including different types of measurement values belonging to the same NHET input signal (on one pin): Time stamp values (WCAP), edge counter values (ECNT) and last period values (PCNT).

Figure 21-13 shows the timing and Table 21-5 shows the byte addresses of the program- (PF), control- (CF), data- (DF) and reserved field (res) of the WCAP-ECNT-PCNT instruction block. The timing and code example assumes that all three instructions are assigned to the same NHET pin.

**Figure 21-13. Timing of the WCAP, ECNT, PCNT Example**



**Table 21-5. Field Addresses of the WCAP, ECNT, PCNT Example**

	PF	CF	DF	Res
WCAP	30h	34h	38h	3Ch
ECNT	40h	44h	48h	4Ch
PCNT	50h	54h	58h	5Ch

In the HET code the HTU request is enabled only for the last instruction (PCNT) of the WCAP-ECNT-PCNT block. When the PCNT condition is true, it will cause the generated HTU frame to perform three HTU element reads from the data fields of WCAP, ECNT and PCNT.

#### 32-Bit-Transfer of data fields:

The following diagram shows how the internal element counter, frame counter and the address registers change over time for the example described above. Every time the PCNT instruction captures a new value it generates a request to the HTU, which starts a frame. At the end of each frame the frame counter decrements.

**Table 21-6. 32-Bit-Transfer of Data Fields <sup>(1)</sup>**

Frame Counter	3		2		1			
Element Counter	3	2	1	3	2	1	3	2
Source Address (HET)	38h	48h	58h	38h	48h	58h	38h	48h
Destination Address (main CPU RAM)	70h	74h	78h	7Ch	80h	84h	88h	90h

<sup>(1)</sup> The diagram shows the byte addresses

The destination buffer is filled with the WCAP, ECNT and PCNT data field values as shown below.

**Table 21-7. Destination Buffer Values**

Address	Frame Count	Instruction	Value
70h	3	WCAP	3
74h	3	ECNT	1
78h	3	PCNT	2
7Ch	2	WCAP	6
80h	2	ECNT	2
84h	2	PCNT	3
88h	1	WCAP	10
8Ch	1	ECNT	3
90h	1	PCNT	4

The corresponding setup of the HTU control packet for this example is as follows:

```

IHADDR      = 0x38          // points to WCAP data field
IFADDRA     = 0x70          // points to buffer
ITCOUNT [frame count = 3] [element count = 3]
IHADDRCT = [DIR: Read HET and write to full address]
           [SIZE: 32 bit]
           [ADDMH: Increment HET address by 16 bytes]
           [ADDMF: Post increment full address mode]
           [Any transfer mode]

```

### 21.3.3 Example: 64-Bit-Transfer of Control Field and Data Fields

The following diagram shows how the internal element counter, frame counter and the address registers change over time assuming the same example as in [Section 21.3.2](#), but now with a transfer size set to 64-bit. The HET address now points to the control field of the instruction, so CF and DF are transferred as 64-bit data.

**Table 21-8. 64-Bit-Transfer of Control Field and Data Fields <sup>(1)</sup>**

Frame Counter	3		2		1			
Element Counter	3	2	1	3	2	1	3	2
HET (Source) Address	34h	44h	54h	34h	44h	54h	34h	44h
Full (Destination) Address	70h	78h	80h	88h	90h	98h	A0h	A8h

<sup>(1)</sup> The diagram shows the byte addresses.

The destination buffer is filled with the WCAP, ECNT and PCNT control and data field values as shown on the right.

**Table 21-9. Destination Buffer Values**

Address	Frame Count	Instruction	Value
70h	3	WCAP	Control Field Value
74h	3	WCAP	3
78h	3	ECNT	Control Field Value

**Table 21-9. Destination Buffer Values (continued)**

Address	Frame Count	Instruction	Value
7Ch	3	ECNT	1
80h	3	PCNT	Control Field Value
84h	3	PCNT	2
88h	2	WCAP	Control Field Value
8Ch	2	WCAP	6
90h	2	ECNT	Control Field Value
94h	2	ECNT	2
98h	2	PCNT	Control Field Value
9Ch	2	PCNT	3
A0h	1	WCAP	Control Field Value
A4h	1	WCAP	10
A8h	1	ECNT	Control Field Value
ACh	1	ECNT	3
B0h	1	PCNT	Control Field Value
B4h	1	PCNT	4

The necessary setup of the HTU control packet (see [Section 21.5](#)) for this example is as follows:

```

IHADDR    = 0x34  (points to WCAP control field)
IFADDR    = 0x70  (points to buffer)
ITCOUNT [frame count = 3] [element count = 3]
IHADDRCT = [DIR: Read HET and write to full address]
           [SIZE: 64 bit]
           [ADDMH: Increment HET address by 16 bytes]
           [ADDMF: post increment full address mode]
           [Any transfer mode]

```

For different applications, which have the transfer direction set for reading the buffer and writing to HET fields, the 64-bit transfer could be used to change the conditional addresses together with a new data field.

## 21.4 Control Registers

[Table 21-10](#) provides a summary of the registers. The registers support 8-bit, 16-bit, and 32-bit writes. The offset is relative to the associated peripheral select. See the following sections for detailed descriptions of the registers. The base address for the control registers is FFF7 A400h. The address locations not listed, are reserved.

**Table 21-10. Control Register Mapping**

Offset	Acronym	Register Description	Section
00	HTU GC	Global Control Register	<a href="#">Section 21.4.1</a>
04h	HTU CPENA	Control Packet Enable Register	<a href="#">Section 21.4.2</a>
08h	HTU BUSY0	Control Packet Busy Register 0	<a href="#">Section 21.4.3</a>
0Ch	HTU BUSY1	Control Packet Busy Register 1	<a href="#">Section 21.4.4</a>
10h	HTU BUSY2	Control Packet Busy Register 2	<a href="#">Section 21.4.5</a>
14h	HTU BUSY3	Control Packet Busy Register 3	<a href="#">Section 21.4.6</a>
18h	HTU ACPE	Active Control Packet and Error Register	<a href="#">Section 21.4.7</a>
20h	HTU RLBECTRL	Request Lost and Bus Error Control Register	<a href="#">Section 21.4.8</a>
24h	HTU BFINTS	Buffer Full Interrupt Enable Set Register	<a href="#">Section 21.4.9</a>
28h	HTU BFINTC	Buffer Full Interrupt Enable Clear Register	<a href="#">Section 21.4.10</a>
2Ch	HTU INTMAP	Interrupt Mapping Register	<a href="#">Section 21.4.11</a>
34h	HTU INTOFF0	Interrupt Offset Register 0	<a href="#">Section 21.4.12</a>
38h	HTU INTOFF1	Interrupt Offset Register 1	<a href="#">Section 21.4.13</a>
3Ch	HTU BIM	Buffer Initialization Mode Register	<a href="#">Section 21.4.14</a>
40h	HTU RLOSTFL	Request Lost Flag Register	<a href="#">Section 21.4.15</a>
44h	HTU BFINTFL	Buffer Full Interrupt Flag Register	<a href="#">Section 21.4.16</a>
48h	HTU BERINTFL	BER Interrupt Flag Register	<a href="#">Section 21.4.17</a>
4Ch	HTU MP1S	Memory Protection 1 Start Address Register	<a href="#">Section 21.4.18</a>
50h	HTU MP1E	Memory Protection 1 End Address Register	<a href="#">Section 21.4.19</a>
54h	HTU DCTRL	Debug Control Register	<a href="#">Section 21.4.20</a>
58h	HTU WPR	Watch Point Register	<a href="#">Section 21.4.21</a>
5Ch	HTU WMR	Watch Mask Register	<a href="#">Section 21.4.22</a>
60h	HTU ID	Module Identification Register	<a href="#">Section 21.4.23</a>
64h	HTU PCR	Parity Control Register	<a href="#">Section 21.4.24</a>
68h	HTU PAR	Parity Address Register	<a href="#">Section 21.4.25</a>
70h	HTU MPCS	Memory Protection Control and Status Register	<a href="#">Section 21.4.26</a>
74h	HTU MP0S	Memory Protection 0 Start Address Register	<a href="#">Section 21.4.27</a>
78h	HTU MP0E	Memory Protection 0 End Address Register	<a href="#">Section 21.4.28</a>

### 21.4.1 Global Control Register (HTU GC)

**Figure 21-14. Global Control Register (HTU GC) [offset = 00]**

31	Reserved	VBUSHOLD	Reserved	HTUEN
	R-0	R/WP-0	R-0	R/WP-0
15	Reserved	DEBM	Reserved	HTURES
	R-0	R/WP-0	R-0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-11. Global Control Register (HTU GC) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	VBUSHOLD	0	Hold the VBUS bus
		1	The VBUS is not held
		1	The VBUSHOLD bit holds the bus used to transfer data between the HTU and the NHET module. When the BUS_BUSY bit is zero then the bus is no longer busy. While the bus is held, requests will still be accepted. They will be acted upon when the VBUSHOLD is zero. Request lost conditions will be detected and interrupts generated if they are enabled.
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	HTUEN	0	Transfer Unit Enable Bit
		1	The Transfer Unit is disabled
		1	The Transfer Unit is enabled
		1	The configuration registers and control packets should be set up first before the HTUEN bit is set to one to it from carrying out unintended bus transactions. If the HTUEN bit is cleared during a frame is transferred, then the frame will be completed before the HTU is disabled.
		1	The HTUEN bit must be cleared and the parity functionality must be enabled (by PARITY_ENA) during the automatic DCP RAM initialization (see Initializing Parity Bits). If HTUEN is one when the initialization is triggered by the system module, then the initialization will not be performed and the HTU operation is not affected. If a one is written to HTUEN during the initialization, then the HTUEN bit will be set but the HTU will not be enabled before the initialization completes.
		1	<b>Note:</b> If HTU is disabled during a frame transfer, then the ongoing current frame will be completed before the HTU module is disabled. If enabled again, then the transfer will restart from the initial frame count for the CP programmed.
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	DEBM	0	Debug Mode
		0	The Transfer Unit is stopped in debug mode.
		1	The HTU will complete the current frame, but not start any new frames. It will also ignore all requests from the HET and not generate any request lost signals.
		1	The Transfer Unit continues operation in debug mode
		1	<b>Note:</b> Since the HET has also an "ignore suspend" bit, there are several possibilities for the behavior of the HET and HTU in suspend mode.
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	HTURES	0	HTU Software Reset
		0	The Transfer Unit is not in reset state
		1	The Transfer Unit is enabled.
		1	Ongoing element transfers will be completed, before resetting the complete HTU module, similar to a hardware reset. The HTURES bit will also be cleared. The recommended order of operations is:
		1	<ul style="list-style-type: none"> <li>• Set the software reset bit. This also clears HTUEN.</li> <li>• Wait for the HTURES bit to clear.</li> <li>• Configure the HTU registers and packets.</li> <li>• Set the HTUEN bit to begin operation.</li> </ul>

### 21.4.2 Control Packet Enable Register (HTU CPENA)

This register enables or disables the individual double control packets (DCP).

**Figure 21-15. Control Packet Enable Register (HTU CPENA) [offset = 04h]**

31	Reserved	16
	R-0	
15	CPENA	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-12. Control Packet Enable Register (HTU CPENA) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	CPENA		CP Enable Bits Bits ( $2^x$ ) and ( $2^x+1$ ) of CPENA control the double control packet (DCP) x (whereby x must be within 0,1,...,7). See <a href="#">Table 21-13</a> for write rules. See <a href="#">Table 21-14</a> for read rules.

**Table 21-13. CPENA Write Results**

Bit ( $2^x+1$ )	Bit ( $2^x$ )	Control packets (CP) B and A of DCP x are affected as follows:
0	0	CP B and A are not changed
0	1	CP B is disabled and CP A are enabled simultaneously
1	0	CP B is enabled and CP A are disabled simultaneously
1	1	CP B and CP A are both disabled simultaneously

**Table 21-14. CPENA Read Results**

Bit ( $2^x+1$ )	Bit ( $2^x$ )	State of DCP:
0	0	The DCP is disabled
0	1	CP B is disabled and CP A is enabled
1	0	CP B is enabled and CP A is disabled
1	1	Cannot be read

- The conditions listed in [Section 21.2.3](#) can automatically disable DCP x. In this case bits ( $2^x$ ) and ( $2^x+1$ ) are both automatically set to zero.
- When bits ( $2^x$ ) and ( $2^x+1$ ) change from 00 to 01 or from 00 to 10 caused by a write access to CPENA, then old pending requests on the corresponding request line are cleared. This means only new requests which occur **after** this write access cause the first HTU transfer for this DCP. This is **not** the case when **switching** CPs (from 10 to 01 or from 01 to 10).
- CP A and/or CP B of a DCP can be configured to one-shot, circular or auto-switch transfer mode via the TMBA or TMBB bits in the IHADDRCT control packet configuration. If a write access to CPENA occurs during the last frame of a buffer (with frame counter = 1) then the action defined by the write access to CPENA and the action defined by TMBx can contradict. The priority rules for this case are given in [Table 21-1](#).

### 21.4.3 Control Packet (CP) Busy Register 0 (HTU BUSY0)

This register displays the status of individual control packets.

**Figure 21-16. Control Packet (CP) Busy Register 0 (HTU BUSY0) [offset = 08h]**

31	25	24	23	17	16
Reserved	BUSY0A		Reserved	BUSY0B	
R-0	R/WPC-0		R-0	R/WPC-0	
15	9	8	7	1	0
Reserved	BUSY1A		Reserved	BUSY1B	
R-0	R/WPC-0		R-0	R/WPC-0	

LEGEND: R/W = Read/Write; R = Read only; WPC = Write 1 in privilege mode only to clear the bit; -n = value after reset

**Table 21-15. Control Packet (CP) Busy Register 0 (HTU BUSY0) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	BUSY0A		Busy Flag for CP A of DCP 0
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	BUSY0B		Busy Flag for CP B of DCP 0
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	BUSY1A		Busy Flag for CP A of DCP 1
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	BUSY1B		Busy Flag for CP B of DCP 1

The bit is **set** when the frame on the according control packet **starts** (as shown in the diagram below, there could be a delay between the request and the start of the frame).

The bit is automatically **cleared** at any of the following conditions:

1. At the end of a frame.
2. Writing a 1 to a BUSY bit (of DCP x) if that bit is 1. This will:
  - (a) clear the element counter of DCP x,
  - (b) stop all new element transfers on DCP x
  - (c) clear the busy bit and (4.) disable DCP x in the CPENA register.
  - (d) there is no effect if the BUSY bit is zero.
3. At the conditions listed in [Section 21.2.3, Conditions for Frame Transfer Interruption](#).

A write access to the CPENA register can stop a control packet (CP) in single buffer mode or it can switch to the other CP of a DCP in dual buffer mode. If stopping or switching occurs while a frame runs on the currently active control packet, the CPU can poll the busy bit to determine when it is safe to read the buffer.

#### 21.4.4 Control Packet (CP) Busy Register 1 (HTU BUSY1)

This register displays the status of individual control packets.

**Figure 21-17. Control Packet (CP) Busy Register 1 (HTU BUSY1) [offset = 0Ch]**

31	25	24	23	17	16
Reserved	BUSY2A		Reserved	BUSY2B	
R-0	R/WPC-0		R-0	R/WPC-0	
15	9	8	7	1	0
Reserved	BUSY3A		Reserved	BUSY3B	
R-0	R/WPC-0		R-0	R/WPC-0	

LEGEND: R/W = Read/Write; R = Read only; WPC = Write 1 in privilege mode only to clear the bit; -n = value after reset

**Table 21-16. Control Packet (CP) Busy Register 1 (HTU BUSY1) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	BUSY2A		Busy Flag for CP A of DCP 2
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	BUSY2B		Busy Flag for CP B of DCP 2
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	BUSY3A		Busy Flag for CP A of DCP 3
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	BUSY3B		Busy Flag for CP B of DCP 3

See [Section 21.4.3](#) for more details.

#### 21.4.5 Control Packet (CP) Busy Register 2 (HTU BUSY2)

**Figure 21-18. Control Packet (CP) Busy Register 2 (HTU BUSY2) [offset = 10h]**

31	25	24	23	17	16
Reserved	BUSY4A		Reserved	BUSY4B	
R-0	R/WPC-0		R-0	R/WPC-0	
15	9	8	7	1	0
Reserved	BUSY5A		Reserved	BUSY5B	
R-0	R/WPC-0		R-0	R/WPC-0	

LEGEND: R/W = Read/Write; R = Read only; WPC = Write 1 in privilege mode only to clear the bit; -n = value after reset

**Table 21-17. Control Packet (CP) Busy Register 2 (HTU BUSY2) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	BUSY4A		Busy Flag for CP A of DCP 4
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	BUSY4B		Busy Flag for CP B of DCP 4
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	BUSY5A		Busy Flag for CP A of DCP 5
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	BUSY5B		Busy Flag for CP B of DCP 5

### 21.4.6 Control Packet (CP) Busy Register 3 (HTU BUSY3)

**Figure 21-19. Control Packet (CP) Busy Register 3 (HTU BUSY3) [offset = 14h]**

31	25	24	23	17	16
	Reserved	BUSY6A		Reserved	BUSY6B
R-0		R/WPC-0		R-0	R/WPC-0
15	9	8	7	1	0
	Reserved	BUSY7A		Reserved	BUSY7B
R-0		R/WPC-0		R-0	R/WPC-0

LEGEND: R/W = Read/Write; R = Read only; WPC = Write 1 in privilege mode only to clear the bit; -n = value after reset

**Table 21-18. Control Packet (CP) Busy Register 3 (HTU BUSY3) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	BUSY6A		Busy Flag for CP A of DCP 6
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	BUSY6B		Busy Flag for CP B of DCP 6
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	BUSY7A		Busy Flag for CP A of DCP 7
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	BUSY7B		Busy Flag for CP B of DCP 7

### 21.4.7 Active Control Packet and Error Register (HTU ACPE)

**Figure 21-20. Active Control Packet and Error Register (HTU ACPE) [offset = 18h]**

31	30	29	28	24	23	20	19	16
ERRF	Reserved		ERRETC		Reserved		ERRCPN	
R/WPC-0	R-0		R-0		R-0		R-0	
15	14	13	12	8	7	4	3	0
TIPF	BUSBUSY	Rsvd	CETCOUNT		Reserved		NACP	
R-0	R-0	R-0	R-0		R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; WPC = Write 1 in privilege mode only to clear the bit; -n = value after reset

**Table 21-19. Active Control Packet and Error Register (HTU ACPE) Field Descriptions**

Bit	Field	Value	Description
31	ERRF	0	Error Flag No error occurred
		1	This bit is set when one of the conditions listed at ERRETC is fulfilled and ERRETC and ERRCPN are captured. Once EERRF is set, it is cleared when reading the upper 16-bit word of the ACPE register or the complete 32-bit register. It is also cleared when writing a one to EERRF. EERRF can be used to indicate if ERRETC and ERRCPN contain new unread data.
30-29	Reserved	0	Read returns 0. Writes have no effect.

**Table 21-19. Active Control Packet and Error Register (HTU ACPE) Field Descriptions (continued)**

Bit	Field	Value	Description						
28-24	ERRETC		<p>Error Element Transfer Count</p> <p>If one of the following conditions happens the current element transfer counter of the control packet (specified by ERRCPN) is captured to ERRETC. Please see also Conditions for Frame Transfer Interruption.</p> <ul style="list-style-type: none"> <li>• Request Lost Error of control packet specified by ERRCPN. This is independent of the CORL bit.</li> <li>• Parity Error of control packet specified by ERRCPN. This requires the parity check to be enabled, but is independent of the COPE bit.</li> <li>• Bus Error of control packet specified by ERRCPN.</li> <li>• Memory Protection Error of control packet specified by ERRCPN. This requires the memory protection to be enabled.</li> <li>• Writing a one to a BUSY bit, which belongs to the control packet specified by ERRCPN, if that bit is one. There is no effect if the BUSY bit is zero.</li> </ul> <p>ERRETC is frozen from being updated until the upper 16-bit word of the ACPE register or the complete 32-bit register is read by the CPU. After this read the HTU will update ERRETC if one of the above conditions is fulfilled again. During debugging, ERRETC stays frozen even when reading the upper 16-bit word or the 32-bit register.</p>						
23-20	Reserved	0	Read returns 0. Writes have no effect.						
19-16	ERRCPN		<p>Error Control Packet Number</p> <p>If one of the conditions listed at ERRETC happens the number of the control packet, which caused the condition, is captured to ERRCPN.</p> <table> <thead> <tr> <th>Control Packet</th> <th>ERRCPN Value</th> </tr> </thead> <tbody> <tr> <td>CP A of DCP x</td> <td>2 x</td> </tr> <tr> <td>CP B of DCP x</td> <td>2 x+1</td> </tr> </tbody> </table> <p>With x = 0,1,...or 7</p> <p>ERRCPN is frozen from being updated until the upper 16-bit word of the ACPE register or the complete 32-bit register is read by the CPU. After this read the HTU will update ERRCPN if one of the above conditions is fulfilled again. During debugging, ERRCPN stays frozen even when reading the upper 16-bit word or the 32-bit register. If one of the conditions is fulfilled ERRETC and ERRCPN are updated simultaneously.</p>	Control Packet	ERRCPN Value	CP A of DCP x	2 x	CP B of DCP x	2 x+1
Control Packet	ERRCPN Value								
CP A of DCP x	2 x								
CP B of DCP x	2 x+1								
15	TIPF	0	Transfer in Progress Flag						
		1	No transfers are in progress						
		1	A transfer is currently active. This bit is the result of a logical OR function of all BUSYxx flags of the 4 BUSYx registers.						
14	BUSBUSY	0	Bus is Busy						
		1	Bus between NHET and HTU is not busy						
		1	When BUSBUSY is one the bus is busy with a transfer. It is different from TIPF above because BUSBUSY will go low after VBUSHOLD is set to one and no transfers are pending between the HTU and the main memory. TIPF will remain one if a transfer is still pending and VBUSHOLD is one.						
13	Reserved	0	Read returns 0. Writes have no effect.						
12-8	CETCOUNT		<p>Current Element Transfer Count</p> <p>CETCOUNT shows the current element transfer counter for the frame which is currently processed. If the HTU doesn't currently transfer any frame CETCOUNT is zero.</p> <p>CETCOUNT is updated after the write part of a transfer. There is a period of up to 7 cycles between the time the CETCOUNT is zero and the HTU is finished updating the current DCP (and the CPNA registers if the required conditions are fulfilled).</p>						
7-4	Reserved	0	Read returns 0. Writes have no effect.						
3-0	NACP		<p>Number of Active Control Packet</p> <p>Indicates which CP currently processes a frame.</p> <table> <thead> <tr> <th>Active or Recent DCP</th> <th>NACP Value</th> </tr> </thead> <tbody> <tr> <td>CP A of DCP x</td> <td>2 x</td> </tr> <tr> <td>CP B of DCP x</td> <td>2 x+1</td> </tr> </tbody> </table> <p>With x = 0,1,...or 7</p> <p>NACP is updated at the time the frame starts on the according CP, and it is updated with a new value when a frame starts on a different CP. Note, that there can be a delay between the request and the start of the frame.</p>	Active or Recent DCP	NACP Value	CP A of DCP x	2 x	CP B of DCP x	2 x+1
Active or Recent DCP	NACP Value								
CP A of DCP x	2 x								
CP B of DCP x	2 x+1								

### 21.4.8 Request Lost and Bus Error Control Register (HTU RLBECTRL)

**Figure 21-21. Request Lost and Bus Error Control Register (HTU RLBECTRL) [offset = 20h]**

31	Reserved								17	16
	R-0								BERINTENA	
15	9	8	7					1	0	
	Reserved	CORL		Reserved		R-0		RLINTENA		R/WP-0
	R-0		R/WP-0			R-0				R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-20. Request Lost and Bus Error Control Register (HTU RLBECTRL) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Read returns 0. Writes have no effect.
16	BERINTENA	0	Bus Error Interrupt Enable Bit
		1	The bus error interrupt is disabled for all DCPs
		1	The bus error interrupt is enabled for all DCPs
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	CORL	0	Continue On Request Lost Error
		0	Stop current frame on request lost detection. Please see Conditions for Frame Transfer Interruption
		1	If CORL is one and DCP x is enabled, then DCP x will stay enabled after a request lost condition on DCP x and element transfers will continue.
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	RLINTENA	0	Request Lost Interrupt Enable Bit
		0	The request lost interrupt is disabled for all DCPs. Disabling RLINTENA will not clear the flags in the RLOSTFL register.
		1	The request lost interrupt is enabled for all DCPs. If bits are set in the RLOSTFL flag register at the time RLINTENA is (re-) enabled, then the according interrupt(s) will occur (in the order of the priority of the request lines).

### 21.4.9 Buffer Full Interrupt Enable Set Register (HTU BFINTS)

This register allows to enable the buffer full interrupts for the different control packets. Reading registers BFINTS and BFINTC will return the same bits indicating the status which interrupt is enabled (1) or disabled (0).

**Figure 21-22. Buffer Full Interrupt Enable Set Register (HTU BFINTS) [offset = 24h]**

31		16
	Reserved	
	R-0	
15	BFINTENA	0
		R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-21. Buffer Full Interrupt Enable Set Register (HTU BFINTS) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BFINTENA	0	Bus Full Interrupt Enable Bits. If the interrupt for CP A of a DCP is enabled, then the interrupt is generated once buffer A is full, that is, once the frame counter CFTCTA decrements to zero. The same applies for CP B (and CFTCTB). 1 Interrupt disabled. Writing a zero has no effect Writing to bit (2*x) enables the interrupt for CP A of DCP x. Writing to bit (2*x+1) enables the interrupt for CP B of DCP x.

### 21.4.10 Buffer Full Interrupt Enable Clear Register (HTU BFINTC)

This register allows to disable the buffer full interrupts for the different control packets. Reading registers BFINTS and BFINTC will return the same bits indicating the status which interrupt is enabled (1) or disabled (0)

**Figure 21-23. Buffer Full Interrupt Enable Clear Register (HTU BFINTC) [offset = 28h]**

31		16
	Reserved	
	R-0	
15	BFINTDIS	0
		R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-22. Buffer Full Interrupt Enable Clear Register (HTU BFINTC) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BFINTDIS	0	Buffer Full Interrupt Disable Bits 1 Interrupt disabled. Writing a zero has no effect Writing to bit (2*x) disables the interrupt for CP A of DCP x. Writing to bit (2*x+1) disables the interrupt for CP B of DCP x.

### 21.4.11 Interrupt Mapping Register (HTU INTMAP)

**Figure 21-24. Interrupt Mapping Register (HTU INTMAP) [offset = 2Ch]**

31	Reserved	17      16
	R-0	R/WP-0
15	CPINTMAP	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-23. Interrupt Mapping Register (HTU INTMAP) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Read returns 0. Writes have no effect.
16	MAPSEL	0	Interrupt Mapping Select Bit If MAPSEL is zero then one bit of CPINTMAP selects one of two interrupt priorities 0 or 1 for the <b>buffer full</b> interrupt for the according CP. The <b>request lost</b> and <b>bus error</b> interrupts of all CPs are set to priority 0, independent of CPINTMAP.
		1	If MAPSEL is one then one bit of CPINTMAP determines if the <b>buffer full</b> , <b>request lost</b> and <b>bus error</b> interrupts of the according CP are assigned either to interrupt line 0 or to 1.
15-0	CPINTMAP	0	CP Interrupt Mapping Bits Interrupt of CP A (bit 2-x) of DCP x is mapped to interrupt line 0. Interrupt of CP B (bit 2*x+1) of DCP x is mapped to interrupt line 0.
		1	Interrupt of CP A (bit 2-x) of DCP x is mapped to interrupt line 1. Interrupt of CP B (bit 2*x+1) of DCP x is mapped to interrupt line 1.

### 21.4.12 Interrupt Offset Register 0 (HTU INTOFF0)

The INTOFF0 register reflects the highest priority interrupt flag bit set in the BERINTFL, RLOSTFL or BFINTFL flag registers with the appropriate CPINTMAP bit set to 0. The priority order (from high to low) is: BER, RLOST, buffer-full. Interrupts for request lines with lower number (higher row in the table next page) have higher priority.

**Figure 21-25. Interrupt Offset Register 0 (HTU INTOFF0) [offset = 34h]**

31	Reserved								16
15	10	9	8	7	4	3	1	0	
Reserved		INTTYPE0		Reserved		CPOFF0			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 21-24. Interrupt Offset Register 0 (HTU INTOFF0) Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	Read returns 0. Writes have no effect.
10-8	INTTYPE0	0	Interrupt Type of Interrupt Line 0. Indicates whether a buffer-full, RLOST or BER interrupt - assigned to interrupt line 0 - is currently pending.
		0	No interrupt
		1h	Interrupt caused by full buffer on CP/DCP specified by CPOFF0
		2h	RLOST interrupt generated by CP/DCP specified by CPOFF0
		3h	BER interrupt generated by CP/DCP specified by bits CPOFF0
7-5	Reserved	0	Read returns 0. Writes have no effect.
4-0	CPOFF0	0	CP Offset. Indicates for which control packet the interrupt is pending, which is classified by INTTYPE0 and is assigned to interrupt line 0.
		0	DCP 0, CP A
		1h	DCP 0, CP B
		2h	DCP 1, CP A
		3h	DCP 1, CP B
		4h	DCP 2, CP A
		5h	DCP 2, CP B
		6h	DCP 3, CP A
		7h	DCP 3, CP B
		8h	DCP 4, CP A
		9h	DCP 4, CP B
		Ah	DCP 5, CP A
		Bh	DCP 5, CP B
		Ch	DCP 6, CP A
		Dh	DCP 6, CP B
		Eh	DCP 7, CP A
		Fh	DCP 7, CP B

**NOTE:** Reading CPOFF0 will clear the bit generating the current interrupt from appropriate flag register (BERINTFL, RLOSTFL, or BFINTFL) except when in debug mode where reading CPOFF0 will have no effect on the flag registers.

**NOTE:** In order to read INTTYPE0 and CPOFF0 simultaneously always read this register using word or half-word but not using byte accesses.

### 21.4.13 Interrupt Offset Register 1 (HTU INTOFF1)

This register is organized identically to the INTOFF0 register. The difference is that INTOFF1 reflects the highest priority interrupt flag bit set in the BERINTFL, RLOSTFL or BFINTFL flag registers with the appropriate CPINTMAP bit set to 1.

**Figure 21-26. Interrupt Offset Register 1 (HTU INTOFF1) [offset = 38h]**

31	Reserved										16
	R-0										
15		10	9	8	7		4	3	1	0	
	Reserved			INTTYPE1		Reserved		CPOFF1			
	R-0			R-0		R-0		R-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 21-25. Interrupt Offset Register 1 (HTU INTOFF1) Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	Read returns 0. Writes have no effect.
10-8	INTTYPE1		Interrupt Type of Interrupt Line 1. Indicates whether a buffer-full, RLOST or BER interrupt - assigned to interrupt line 1 - is currently pending. 0 No interrupt 1h Interrupt caused by full buffer on CP/DCP specified by CPOFF1 2h RLOST interrupt generated by CP/DCP specified by CPOFF1 3h BER interrupt generated by CP/DCP specified by bits CPOFF1
7-5	Reserved	0	Read returns 0. Writes have no effect.
4-0	CPOFF1		CP Offset. Indicates for which DCP / CP the interrupt is pending, which is classified by INTTYPE1 and is assigned to interrupt line 1 0 DCP 0, CP A 1h DCP 0, CP B 2h DCP 1, CP A 3h DCP 1, CP B 4h DCP 2, CP A 5h DCP 2, CP B 6h DCP 3, CP A 7h DCP 3, CP B 8h DCP 4, CP A 9h DCP 4, CP B Ah DCP 5, CP A Bh DCP 5, CP B Ch DCP 6, CP A Dh DCP 6, CP B Eh DCP 7, CP A Fh DCP 7, CP B

**NOTE:** Reading CPOFF1 will clear the bit generating the current interrupt from appropriate flag register BERINTFL, RLOSTFL, or BFINTFL except when in debug mode where reading CPOFF1 will have no effect on the flag registers.

**NOTE:** In order to read INTTYPE1 and CPOFF1 simultaneously always read this register using word or half-word but not using byte accesses.

#### 21.4.14 Buffer Initialization Mode Register (HTU BIM)

This register enables special applications, where one CP is temporarily disabled, but after having re-enabled the CP, filling the buffer should not start back at its beginning, but should continue after the last element of the previous run.

**Figure 21-27. Buffer Initialization Mode Register (HTU BIM) [offset = 3Ch]**

31	Reserved		16
	R-0		
15	8	7	0
	Reserved		BIM
	R-0		R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-26. Buffer Initialization Mode Register (HTU BIM) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	BIM		<p>Buffer Initialization Mode</p> <p>The BIM bits and the TMBx bits determine when a buffer is initialized, that means when its initial full address IFADDRx and its initial frame counter IFTCOUNT is used.</p> <p>When initializing (restarting) a buffer the information in the corresponding initial DCP RAM is loaded to a internal state machine but not to the current DCP RAM (CFADDRx, CFTCTx). The current DCP RAM is updated the first time when the first frame has finished.</p> <p>A buffer is initialized:</p> <ul style="list-style-type: none"> <li>In circular buffer transfer mode (defined by TMBx) when the end of the buffer is reached.</li> <li>When CPs are switched or enabled according to Buffer Initialization. The CPENA bits (<math>2^{*}x+1</math>) and (<math>2^{*}x</math>) are changed by write access to CPENA. For the first two rows of the table the change of the CPENA bits could also be the result of the auto switch feature (as defined by TMBx).</li> </ul> <p>BIM bit x only affects DCP x (with x = 0,1,...or 7).</p>

Table 21-27 shows more details on the BIM usage.

**Table 21-27. Buffer Initialization**

Case	Change of CPENA bits ( $2^{*}x+1$ ) and ( $2^{*}x$ )		Action on buffer A or B (of DCP x)		
	Old state <sup>(1)</sup>	New state <sup>(2)</sup>		BIM bit x = 0 (normal mode)	BIM bit x = 1 (special mode)
A	01	10	Switch from CP A to B	Next frame starts at the initial address of buffer B <sup>(3)</sup>	Same as for BIM bit x = 0
B	10	01	Switch from CP B to A	Next frame starts at the initial address of buffer A <sup>(3)</sup>	Same as for BIM bit x = 0
C	01	01	Stay at CP A	Write to CPENA bits ( $2^{*}x+1$ ) and ( $2^{*}x$ ) is ignored	Same as for BIM bit x = 0
E	10	10	Stay at CP B	Write to CPENA bits ( $2^{*}x+1$ ) and ( $2^{*}x$ ) is ignored	Same as for BIM bit x = 0
E	00	01	Enable CP A	Next frame starts at the initial address of buffer A	Next frame continues at the current address of buffer A
F	00	10	Enable CP B	Next frame starts at the initial address of buffer B	Next frame continues at the current address of buffer B
G	xx	11	Disable both CPs	Stop DCP x	Same as for BIM bit x = 0

<sup>(1)</sup> See read table of CPENA register.

<sup>(2)</sup> See write table of CPENA register.

<sup>(3)</sup> This is regardless of whether the switch is done by a write access to CPENA or by the auto switch feature.

**NOTE:** For cases E and F above, after the last frame of a buffer, the HTU sets CFTCTx to zero and CFADDRx to the next address after the buffer. If the DCP was disabled during this state, then both CFTCTx and CFADDRx would contain invalid initialization values. Therefore, if a DCP should continue at its current address, then the software should use one of the following two procedures before it (re-) enables the DCP (as per [Table 21-27](#)):

1. If CFTCTx ≠ 0 then set BIM=1  
If CFTCTx = 0 then set  
    BIM=0
2. If CFTCTx ≠ 0 then set  
    BIM=1  
If CFTCTx = 0 then {set  
    BIM=1;  
  
set CFTCTx = IFTCOUNT;  
set CFADDRx = IFADDRx}

But note that these procedures are only required for the cases E and F and not for all the other cases shown in the table. Also, when a buffer reaches its end in circular mode, it uses the initial DCP information to restart independently of the BIM setting (assuming it is not temporarily disabled during CFTCTx =0).

**NOTE:** Similarly, care needs to be taken when BIM is set to one and a DCP is enabled for the very first time. Also, in this case, CFTCTx and CFADDRx usually contain invalid initialization values. The software can either solve this by setting BIM=0 for the first time or setting CFADDRx to IFADDRx and CFTCTx to IFTCOUNT before the DCP is enabled.

**NOTE:** If

- the HTUEN bit is changed to one after the HTU was disabled HTUEN=0
- the CPENA bit pair is 01 or 10 (during this HTUEN change)

then the corresponding BIM bit will decide if the corresponding buffer continues at its initial or current address. Cases E and F in [Table 21-27](#) also apply for this situation. The software should use the procedures explained in the first note before setting HTUEN.

### 21.4.15 Request Lost Flag Register (HTU RLOSTFL)

**Figure 21-28. Request Lost Flag Register (HTU RLOSTFL) [offset = 40h]**

31	Reserved	16
	R-0	
15	CPRLFL	0
	R/WPC-0	

LEGEND: R/W = Read/Write; R = Read only; WPC = Write 1 in privilege mode to clear the bit; -n = value after reset

**Table 21-28. Request Lost Flag Register (HTU RLOSTFL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	CPRLFL	0 1	CP Request Lost Flags No request was lost. Writing a zero no effect If bit $(2^x)$ is set, a request was lost on CP A of DCP x. If bit $(2^{x+1})$ is set, a request was lost on CP B of DCP x. Reading from INTOFFx in case of a RLOST interrupt clears the corresponding flag. The state of the flag bit can be polled even if RLINTENA is cleared. <ul style="list-style-type: none"> <li>• Reading CPRLFL will not clear the flags or</li> <li>• Reading from INTOFFx clears the corresponding flag.</li> <li>• Writing a one clears the corresponding flag.</li> </ul>

### 21.4.16 Buffer Full Interrupt Flag Register (HTU BFINTFL)

**Figure 21-29. Buffer Full Interrupt Flag Register (HTU BFINTFL) [offset = 44h]**

31	Reserved	16
	R-0	
15	BFINTFL	0
	R/WPC-0	

LEGEND: R/W = Read/Write; R = Read only; WPC = Write 1 in privilege mode to clear the bit; -n = value after reset

**Table 21-29. Buffer Full Interrupt Flag Register (HTU BFINTFL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BFINTFL	0 1	Buffer Full Interrupt Flags No buffer full condition detected. Writing a zero no effect If bit $(2^x)$ is set, a buffer full condition on CP A of DCP x has been detected. If bit $(2^{x+1})$ is set, a buffer full condition on CP B of DCP x has been detected. The BFINTFL flag is set after the last frame finishes on the corresponding buffer regardless of whether the buffer is configured to one shot, circular or auto-switch mode. If BFINTFL is set in circular mode, then a circular overrun has occurred on the corresponding buffer. This can be used to indicate whether the buffer section after the frozen full address contains valid data or not. Reading from INTOFFx in case of a buffer-full interrupt clears the corresponding flag. The state of the flag bit can be polled even if the corresponding interrupt enable bit is cleared. <ul style="list-style-type: none"> <li>• Reading BFINTFL will not clear the flags or</li> <li>• Reading INTOFFx will clear the corresponding flags or</li> <li>• Writing a one clears the corresponding flag.</li> </ul>

### **21.4.17 BER Interrupt Flag Register (HTU BERINTFL)**

A bus error interrupt results due to an address error or a timeout condition on the main memory access. A bus error will stop the frame transfer. Please see [Section 21.2.3](#).

**Figure 21-30. BER Interrupt Flag Register (HTU BERINTFL) [offset = 48h]**

31	Reserved	16
	R-0	
15	BERINTFL	0

LEGEND: R/W = Read/Write; R = Read only; WPC = Write 1 in privilege mode to clear the bit; -n = value after reset

**Table 21-30. BER Interrupt Flag Register (HTU BERINTFL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	BERINTFL	0 1	Bus Error Interrupt Flags  No bus error condition detected. Writing a zero no effect  If bit ( $2^x$ ) is set, then a BER interrupt is pending on CP A of DCP x. If bit ( $2^x+1$ ) is set, then a BER interrupt is pending on CP B of DCP x. The state of the flag bit can be polled even if BERINTENA is cleared. <ul style="list-style-type: none"><li>• Reading BERINTFL will not clear the flags or</li><li>• Reading from INTOFFx in case of a BER interrupt clears the corresponding flag or</li><li>• Writing a one clears the corresponding flag.</li></ul>

### 21.4.18 Memory Protection 1 Start Address Register (HTU MP1S)

This register configures the start address of memory protection region 1.

**Figure 21-31. Memory Protection 1 Start Address Register (HTU MP1S) [offset = 4Ch]**

31		16
STARTADDRESS1		
	R/WP-0	
15		
0		
STARTADDRESS1		
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-31. Memory Protection 1 Start Address Register (HTU MP1S) Field Descriptions**

Bit	Field	Value	Description
31-0	STARTADDRESS1		The start address defines at which main memory address the region begins. A memory protection error will be triggered, if the HTU accesses an address smaller than STARTADDRESS1 and the MPCS bit REG01ENA register is configured accordingly.

### 21.4.19 Memory Protection 1 End Address Register (HTU MP1E)

**Figure 21-32. Memory Protection 1 End Address Register (HTU MP1E) [offset = 50h]**

31		16
ENDADDRESS1		
	R/WP-0	
15		
0		
ENDADDRESS1		
R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-32. Memory Protection 1 End Address Register (HTU MP1E) Field Descriptions**

Bit	Field	Value	Description
31-0	ENDADDRESS1		The end address defines at which address the region ends. A memory protection error will be triggered, if the HTU accesses an address bigger than ENDADDRESS1 and the register bit REG01ENA is configured accordingly.

### 21.4.20 Debug Control Register (HTU DCTRL)

This register allows to create watchpoints on access to a certain location. It is intended to help debug the application execution during program development.

**Figure 21-33. Debug Control Register (HTU DCTRL) [offset = 54h]**

31	28	27	24	23	17	16
Reserved		CPNUM		Reserved		HTUDBGs
R-0		R-0		R-0		R/WS-0
15			Reserved		1	0
			R-0			DBREN
						R/WS-0

LEGEND: R/W = Read/Write; R = Read only; WS = Write in suspend mode only; -n = value after reset

**Table 21-33. Debug Control Register (HTU DCTRL) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Read returns 0. Writes have no effect.
27-24	CPNUM	0 1h 2h Eh Fh	CP Number. These bit fields indicate the CP which should cause the watch point to match. CP A of DCP0 CP B of DCP0 CP A of DCP1 CP A of DCP7 CP B of DCP7
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	HTUDBGs	0 1	HTU Debug Status. When the main memory address is equal to the unique address defined by WPR, or lies in the specified range resulting from WMR, then the HTUDBGs is set. If in addition DBREN is set, then the application code execution will be stopped. A one must be written to this bit in order to clear it and to release the CPU from debug halting state. Read: No watch point condition was detected. Write: No effect. 1 Read: A watch point condition was detected. Write: Clears the bit.
15-1	Reserved	0	Read returns 0. Writes have no effect.
0	DBREN		Debug Request Enable If a watch point matches and DBREN is set, then the application code execution will be stopped. This bit can only be set or cleared when in debug mode. This bit and all other bits of the DCTRL, WPR and WMR registers are reset by the test reset (nTRST) but not by the normal device reset.

### 21.4.21 Watch Point Register (HTU WPR)

This register defines the main memory address of the watchpoint.

**Figure 21-34. Watch Point Register (HTU WPR) [offset = 58h]**

31	16
	WP
	R/WS-0
15	0
	WP
	R/WS-0

LEGEND: R/W = Read/Write; R = Read only; WS = Write in suspend mode only; -n = value after reset

**Table 21-34. Watch Point Register (HTU WPR) Field Descriptions**

Bit	Field	Value	Description
31-0	WP		<p>Watch Point Register</p> <p>A 32-bit address can be programmed into this register as a watch point. The WPR register is used along with the Watch Mask Register (WMR). When the main memory address is equal to the unique address defined by WPR, or lies in the specified range resulting from WMR, then the HTUDBGS is set. If in addition DBREN is set, then the application code execution is stopped.</p> <p>This register can only be programmed during debug mode. This register and all other bits of the DCTRL and WMR registers are reset by the test reset (nTRST) but not by the normal device reset.</p>

### 21.4.22 Watch Mask Register (HTU WMR)

This register defines a mask of the main memory address of the watchpoint. It can be used to define a memory range in conjunction with the WPR register.

**Figure 21-35. Watch Mask Register (HTU WMR) [offset = 5Ch]**

31	16
	WM
	R/WS-0
15	0
	WM
	R/WS-0

LEGEND: R/W = Read/Write; R = Read only; WS = Write in suspend mode only; -n = value after reset

**Table 21-35. Watch Mask Register (HTU WMR) Field Descriptions**

Bit	Field	Value	Description
31-0	WM		<p>Watch Mask Register</p> <p>Setting a bit in the WMR register to one has the effect of masking the corresponding bit in of the main memory address, so that this bit is ignored for the address comparison.</p> <p>This register can only be programmed during debug mode. This register and all other bits of the DCTRL and WPR registers are reset by the test reset (nTRST) but not by the normal device reset.</p>

### **21.4.23 Module Identification Register (HTU ID)**

This register is for TI internal purposes and allows to keep track of the HTU module version on different devices.

**Figure 21-36. Module Identification Register (HTU ID) [offset = 60h]**

31	24	23	16
Reserved		CLASS	
R-0			R - Module Class Number
15	8	7	0
TYPE		REV	
R - Class Subtype Number			R - Module Revision Number

LEGEND: R = Read only; -n = value after reset

**Table 21-36. Module Identification Register (HTU ID) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Read returns 0. Writes have no effect.
23-16	CLASS		Module Class This field defines the module class number as read-only constant value for the HTU module. Writes have no effect.
15-8	TYPE		Subtype within a Class This field defines the subtype within a class as read-only constant value for the HTU module. Writes have no effect.
7-0	REV		Module Revision Number This field defines the module revision number as read-only constant value for the HTU module. Writes have no effect.

### 21.4.24 Parity Control Register (HTU PCR)

**Figure 21-37. Parity Control Register (HTU PCR) [offset = 64h]**

31	Reserved								17	16
	R-0								COPE	
15	9	8	7	4	3	0			R/WP-0	
	Reserved		TEST	Reserved	PARITY_ENA				R/WP-5h	
	R-0		R/WP-0	R-0						

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-37. Parity Control Register (HTU PCR) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Read returns 0. Writes have no effect.
16	COPE	0	Continue on Parity Error  The HTU performs parity checks every time it reads the RAM section of DCP x (with x = 0, 1,... or 7), before the next frame (of DCP x) is started. If a parity error is detected during this read access and if the parity check is enabled, then the frame will not be started and DCP x will be automatically disabled in the CPENA register.  If a master different than the HTU (for example, CPU) reads the RAM section of DCP x and a parity error is detected during this read access, while the parity check is enabled, then the DCP x will automatically be disabled in the CPENA register. If a frame is active on DCP x during this read access, then in addition the element counter of DCP x is cleared and all new element transfers on DCP x are stopped and the active busy bit of DCP x is cleared.
		1	The difference to COPE=0 is, that the data transfer on a active DCP continues after a parity error was detected on this DCP. So neither the DCP with the parity error will be disabled nor the frame will be stopped.
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	TEST	0	Test. When this bit is set, the parity bits are mapped into the peripheral RAM frame to make them accessible by the CPU.
		1	Parity bits are not memory mapped Parity bits are memory mapped
7-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	PARITY_ENA	5h All Others	Enable/Disable Parity Checking. This bit field enables or disables the parity check on read operations and the parity calculation on write operations. If parity checking is enabled and a parity error is detected, then the PEFT flag is set, PAOFF is captured if it is not currently frozen and an interrupt is generated if it is enabled.  Parity check is disabled Parity check is enabled  <b>Note:</b> It is recommended to write a "5h" to enable error detection, to guard against single bit changes from flipping PARITY_ENA to a disable state.

### 21.4.25 Parity Address Register (HTU PAR)

**Figure 21-38. Parity Address Register (HTU PAR) [offset = 68h]**

31	Reserved			17	16
R-0				R/WPC-0	
15	9	8			0
	Reserved		PAOFF		R-X

LEGEND: R/W = Read/Write; R = Read only; WPC = Write 1 in privilege mode to clear the bit; -n = value after reset; X = undefined

**Table 21-38. Parity Address Register (HTU PAR) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Read returns 0. Writes have no effect.
16	PEFT	0 1	Parity Error Fault Flag. This bit is set, when the HTU detects a parity error and parity checking is enabled.  No fault detected Fault detected  <b>Note:</b> Once PEFT is set, a read access to the lower 16 bits or to the complete 32-bit HTUPAR register will clear the PEFT flag in non-debug mode. Another possibility to clear PEFT is to write a 1 to the PEFT bit.
15-9	Reserved	0	Read returns 0. Writes have no effect.
8-0	PAOFF		Parity Error Address Offset. This bit field holds the address of the first parity error, which is detected in the DCP RAM. PAOFF provides the offset address of the erroneous byte counted from the beginning of the DCP memory. This error address is frozen from being updated until a read access to the lower 16 bits or to the complete 32-bit HTUPAR register happens. During debug mode, this address is frozen even when read.  <b>Note:</b> The Parity Error Address bits will not be reset, neither by PORRST nor by any other reset source.

### 21.4.26 Memory Protection Control and Status Register (HTU MPCS)

**Figure 21-39. Memory Protection Control and Status Register (HTU MPCS) [offset = 70h]**

31	Reserved	28	27	CPNUM0	24
	R-0			R-0	
23	Reserved	18	17	MPEFT1	MPEFT0
	R-0			R/WCP-0	R/WCP-0
15	Reserved	12	11	CPNUM1	8
	R-0			R-0	
7	Reserved	6	5	INT ENA01	4
	R-0			ACCR01	REG01ENA
	R/WP-0			R/WP-0	R/WP-0
	R/WP-0			R/WP-0	R/WP-0
	R/WP-0			R/WP-0	R/WP-0
	R/WP-0			R/WP-0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; WPC = Write 1 in privilege mode to clear the bit; -n = value after reset

**Table 21-39. Memory Protection Control and Status Register (HTU MPCS) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Read returns 0. Writes have no effect.
27-24	CPNUM0	0 1h 2h Eh Fh	Control Packet Number for single memory protection region configuration. CPNUM0 holds the number of the CP, which has caused the first memory protection error when only one memory protection region is used. This number is not updated for multiple access violations until it is read by the CPU. During debug mode, CPNUM0 is frozen even when read.  CP A of DCP0 CP B of DCP0 CP A of DCP1 CP A of DCP7 CP B of DCP7
23-18	Reserved	0	Read returns 0. Writes have no effect.
17	MPEFT1	0 1	Memory Protection Error Fault Flag 1. This bit is set, when the HTU performs an access outside the region defined by the MP0S and MP0E and the MP1S and MP0E registers, when the access violates the rights defined by ACCR01 and when the REG01ENA bit is set.  No fault detected. Writing a zero has no effect Fault detected. Writing a one will clear the bit.
16	MPEFT0	0 1	Memory Protection Error Fault Flag 0. This bit is set, when the HTU performs an access outside the region defined by the MP0S and MP0E registers, when the access violates the rights defined by ACCR and when the REG0ENA bit is set.  No fault detected. Writing a zero has no effect Fault detected. Writing a one will clear the bit.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	CPNUM1	0 1h 2h Eh Fh	Control Packet Number for single memory protection region configuration. CPNUM1 holds the number of the CP, which has caused the first memory protection error when only one memory protection region is used. This number is not updated for multiple access violations until it is read by the CPU. During debug mode, CPNUM1 is frozen even when read.  CP A of DCP0 CP B of DCP0 CP A of DCP1 CP A of DCP7 CP B of DCP7
7-6	Reserved	0	Read returns 0. Writes have no effect.

**Table 21-39. Memory Protection Control and Status Register (HTU MPCS) Field Descriptions (continued)**

Bit	Field	Value	Description
5	INTENA01	0	Interrupt Enable 01. This bit needs to be set when working with two memory mapped regions and a error should be generated to the ESM module on an access violation. Error signalling is disabled
		1	Error signalling is enabled
4	ACCR01	0	Access Rights 01. This bit defines the access rights for the HTU for accesses outside the region defined by the MP0S and MP0E and the MP1S and MP0E registers. HTU read access is allowed but write access will be signaled
		1	Any access performed by the HTU is forbidden and will be signaled
3	REG01ENA	0	Region Enable 01. This bit needs to be set when working with two memory mapped regions. <b>REG0ENA must be set to zero</b> if this bit is set to a one. Memory region 0 must be less than memory region 1. The protection outside the memory region defined by the MPOS and MP0E and the MP1S and MP0E registers is not enabled. This means the HTU can access any implemented memory space. REG0ENA could still enable to give protection outside the MP0S : MP0E region.
		1	The protection outside the memory region defined by the MPOS and MP0E and the MP1S and MP0E registers is enabled. This means the HTU can perform any access within the regions, but if it attempts to perform a forbidden access outside of both of the regions (according to the ACCR01 configuration), the access is signaled by the MPEFT1 flag. The number of the CP, which has caused the memory protection error, is captured to CPNUM1 if it is not currently frozen and an error is generated if it is enabled.
2	INTENA0	0	Interrupt Enable 0. This bit needs to be set when working with one memory mapped region and a error should be generated to the ESM module on an access violation. Error signalling is disabled
		1	Error signalling is enabled
1	ACCR	0	Access Rights 0. This bit defines the access rights for the HTU for accesses outside the region defined by the MP0S and MP0E registers for a single memory protection region configuration. HTU read access is allowed but write access will be signaled
		1	Any access performed by the HTU is forbidden and will be signaled
0	REG0ENA	0	Region Enable 0 The protection outside the memory region defined by the MPOS and MP0E registers is not enabled. This means the HTU can access any implemented memory space.
		1	The protection outside the memory region defined by the MPOS and MP0E registers is enabled. This means the HTU can perform any access within the region, but if it attempts to perform a forbidden access outside the region (according to the ACCR configuration), the access is signaled by the MPEFT0 flag, the number of the CP, which has caused the memory protection error, is captured to CPNUM0 if it is not currently frozen and an error is generated if it is enabled.

### 21.4.27 Memory Protection Start Address Register 0 (HTU MP0S)

This register configures the start address of memory protection region 0

**Figure 21-40. Memory Protection Start Address Register 0 (HTU MP0S) [offset = 74h]**

31		16
	STARTADDRESS0	
	R/WP-0	
15		0
	STARTADDRESS0	
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-40. Memory Protection 0 Start address Register (HTU MP0S) Field Descriptions**

Bit	Field	Value	Description
31-0	ISTARTADDRESS0		The start address defines at which main memory address the region begins. A memory protection error will be triggered, if the HTU accesses an address smaller than STARTADDRESS0 and the MPCS register is configured accordingly.

### 21.4.28 Memory Protection End Address Register (HTU MP0E)

**Figure 21-41. Memory Protection End Address Register (HTU MP0E) [offset = 78h]**

31		16
	ENDADDRESS0	
	R/WP-0	
15		0
	ENDADDRESS0	
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 21-41. Memory Protection End Address Register (HTU MP0E) Field Descriptions**

Bit	Field	Value	Description
31-0	ENDADDRESS0		The end address defines at which address the region ends. A memory protection error will be triggered, if the HTU accesses an address bigger than ENDADDRESS0 and the register bit MPCS register is configured accordingly.

## 21.5 Double Control Packet Configuration Memory

All bits marked "reserved" are implemented in RAM and will be initialized to unknown values after power on. Reserved locations can be written and read but should be written with zero to ensure future compatibility. The HTU RAM can be cleared with the system RAM initialization function.

[Table 21-42](#) provides a summary of the memory configuration. The base address for DCPs is FF4E 0000h.

**Table 21-42. Double Control Packet Memory Map**

Offset	Acronym	Register Description	Section
000	HTU IFADDRA	Initial Full Address A Register	<a href="#">Section 21.5.1</a>
004h	HTU IFADDRB	Initial Full Address B Register	<a href="#">Section 21.5.2</a>
008h	HTU IHADDRCT	Initial NHET Address and Control Register	<a href="#">Section 21.5.3</a>
00Ch	HTU ITCOUNT	Initial Transfer Count Register	<a href="#">Section 21.5.4</a>
100h	HTU CFADDRA	Current Full Address A Register	<a href="#">Section 21.5.5</a>
104h	HTU CFADDRB	Current Full Address B Register	<a href="#">Section 21.5.6</a>
108h	HTU CFCOUNT	Current Frame Count Register	<a href="#">Section 21.5.7</a>

### 21.5.1 Initial Full Address A Register (HTU IFADDRA)

**Figure 21-42. Initial Full Address A Register (HTU IFADDRA)**

31	IFADDRA	16
	R/WP-X	
15	IFADDRA	0
	R/WP-X	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 21-43. Initial Full Address A Register (HTU IFADDRA) Field Descriptions**

Bit	Field	Value	Description
31-0	IFADDRA		Initial Address of Buffer A in main memory. Initial (byte) address of buffer A placed in the main memory address range. Bits 0 and 1 are ignored by the logic, due to 32 bit alignment.

### 21.5.2 Initial Full Address B Register (HTU IFADDRB)

**Figure 21-43. Initial Full Address B Register (HTU IFADDRB)**

31	IFADDRB	16
	R/WP-X	
15	IFADDRB	0
	R/WP-X	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 21-44. Initial Full Address B Register (HTU IFADDRB) Field Descriptions**

Bit	Field	Value	Description
31-0	IFADDRB		Initial Address of Buffer B in main memory. Initial (byte) address of buffer B placed in the main memory address range. Bits 0 and 1 are ignored by the logic, due to 32 bit alignment.

### 21.5.3 Initial NHET Address and Control Register (HTU IHADDRCT)

**Figure 21-44. Initial NHET Address and Control Register (HTU IHADDRCT)**

31	Reserved			24	23	22	21	20	19	18	17	16
	R-0			DIR	SIZE	ADDMH	ADDMF	TMBA	TMBB			
15	13	12		R/WP-X								
Reserved			IHADDR							2	1	0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 21-45. Initial NHET Address and Control Register (HTU IHADDRCT) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Read returns 0. Writes have no effect.
23	DIR	0	Direction of Transfer NHET address is read and main memory address is written
		1	Main memory address is read and NHET address is written
22	SIZE	0	Size of Transferred Data 32-bit transfer
		1	64-bit transfer 64-bit transfer examples: If the NHET address points to the NHET instruction Control Field (CF), then the CF and Data Field (DF) will be transferred. If the NHET address points to the Program Field (PF), then the PF and CF will be transferred.
21	ADDMH	0	Addressing Mode NHET Address. This bit determines the NHET address index from one to the next element of a frame. <b>Examples:</b> If the initial NHET address points to data field of instruction (n). Then the NHET fields to be transferred by the elements of a frame are: data field of instruction (n), data field of instruction (n+1), data field of instruction (n+2) and so on. If the initial NHET address points to control field of instruction (n), then the NHET fields to be transferred by the elements of a frame are: control field of instruction (n), control field of instruction (n+1), control field of instruction (n+2) and so on. Increment by 16 bytes
		1	Increment by 8 bytes This mode is intended to be used together with the 64-bit transfer size to load short NHET instruction blocks into the NHET RAM. So the sequence of transferred 64-bit elements could be: [PF and CF of instruction (n)], [DF and RF of instruction (n)], [PF and CF of instruction (n+1)], [DF and RF of instruction (n+1)] and so on.
20	ADDFM	0	Addressing Mode Main Memory Address Post-increment <b>Note:</b> When post-increment is selected the HTU will automatically increment by 4 bytes for a 32-bit data size and by 8 bytes for a 64-bit data size.
		1	Constant
19-18	TMBA	0	Transfer Mode for Buffer A One Shot buffer mode
		1h	Circular buffer mode
	All Others		Auto Switch mode
17-16	TMBB	0	Transfer Mode for Buffer B One Shot buffer mode
		1h	Circular buffer mode
	All Others		Auto Switch mode
15-13	Reserved	0	Read returns 0. Writes have no effect.

**Table 21-45. Initial NHET Address and Control Register (HTU IHADDRCT) Field Descriptions (continued)**

Bit	Field	Value	Description
12-2	IHADDR		Initial NHET Address The initial NHET Address points to the NHET field, which is the first element of the frame. The NHET address (Bits 12:2) increments by one for each 32-bit NHET field and starts with zero at the first 32-bit field in the NHET RAM. <b>Note:</b> When the HTU addresses the NHET RAM it uses only the number of address bits required for the actual NHET RAM size. If the NHET address exceeds the actual NHET RAM size, the unused MSB bits of the address will be ignored and the address rolls over to the start of the NHET RAM.
1-0	Reserved	0	Read returns 0. Writes have no effect.

#### 21.5.4 Initial Transfer Count Register (HTU ITCOUNT)

**Figure 21-45. Initial Transfer Count Register (HTU ITCOUNT)**

31		21	20	16
	Reserved			IETCOUNT
	R-0			R/WP-X
15		8	7	0
	Reserved			IFTCOUNT
	R-0			R/WP-X

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 21-46. Initial Transfer Count Register (HTU ITCOUNT) Field Descriptions**

Bit	Field	Value	Description
31-21	Reserved	0	Read returns 0. Writes have no effect.
20-16	IETCOUNT		Initial Element Transfer Count Defines the number of element transfers.
15-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	IFTCOUNT		Initial Frame Transfer Count Defines the number of frame transfers.

### 21.5.5 Current Full Address A Register (HTU CFADDRA)

**Figure 21-46. Current Full Address A Register (HTU CFADDRA)**

31	CFADDRA	16
	R/WP-X	
15	CFADDRA	0
	R/WP-X	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 21-47. Current Full Address A Register (HTU CFADDRA) Field Descriptions**

Bit	Field	Value	Description
31-0	CFADDRA		<p>Current (byte) Address of Buffer A</p> <p>The current main memory address register is updated at the end of each frame. Therefore it points to the start address of the frame, which is the next to transfer, if currently no frame is transferred on this DCP. For an ongoing frame transfer, it points to the start address of this frame. After the last element of a buffer was transferred it will point to the buffer end address plus 0x4.</p> <p>The main purpose of the current full address registers for buffer A and buffer B (see next section) is to enable the software to find out the recently transferred element in the frozen buffer while the address of the active buffer increments.</p> <p><b>Note:</b> A frame can be automatically stopped if any of the events listed in Conditions for Frame Transfer Interruption happens. If a frame is stopped before it could complete, then the current full address register is not updated and it will point to the start of the bad frame after the DCP was automatically disabled.</p>

To transfer the first frame of buffer x, the information in the corresponding initial DCP RAM (IFADDRx, IHADDRCT, ITCOUNT) is loaded to an internal state machine but not to the current DCP RAM (CFADDRx, CFTCTx).

This is valid for all of the following modes:

- Buffer x has reached its end in circular mode and rolls back to its start address.
- CP x is enabled by a CPENA access (and corresponding BIM bit is zero).
- A CPENA access or auto-switch mode causes a switch from CP y to CP x

This means after starting the transfer to/from buffer x, CFADDRx and CFTCTx is not updated before the end of the first frame. So before the software switches from CP y to CP x using a write access to the CPENA register, it needs to initialize CFADDRx, CFTCTx. This allows the software to find out if the next request on CP x after the switching to CP x was delayed or never occurring.

## 21.5.6 Current Full Address B Register (HTU CFADDRB)

**Figure 21-47. Current Full Address B Register (HTU CFADDRB)**

31	CFADDRB	16
	R/WP-X	
15	CFADDRB	0
	R/WP-X	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 21-48. Current Full Address B Register (HTU CFADDRB) Field Descriptions**

Bit	Field	Value	Description
31-0	CFADDRB		<p>Current (byte) Address of Buffer B</p> <p>The current main memory address register is updated at the end of each frame. Therefore it points to the start address of the frame, which is the next to transfer, if currently no frame is transferred on this DCP. If currently a frame is transferred, then it points to the start address of this frame. After the last element of a buffer was transferred it will point to the buffer end address plus 0x4.</p> <p>The main purpose of the current full address registers for buffer A and buffer B (see next section) is to enable the software to find out the recently transferred element in the frozen buffer while the address of the active buffer increments.</p> <p><b>Note:</b> A frame can be automatically stopped if any of the events listed in Conditions for Frame Transfer Interruption happens. If a frame is stopped before it could complete, then the current full address register is not updated and it will point to the start of the bad frame after the DCP was automatically disabled.</p>

To transfer the first frame of buffer x, the information in the corresponding initial DCP RAM (IFADDRx, IHADDRCT, ITCOUNT) is loaded to an internal state machine but not to the current DCP RAM (CFADDRx, CFTCTx).

This is valid for all of the following modes:

- Buffer x has reached its end in circular mode and rolls back to its start address.
- CP x is enabled by a CPENA access (and corresponding BIM bit is zero).
- A CPENA access or auto-switch mode causes a switch from CP y to CP x

This means after starting the transfer to/from buffer x, CFADDRx and CFTCTx is not updated before the end of the first frame. So before the software switches from CP y to CP x using a write access to the CPENA register, it needs to initialize CFADDRx, CFTCTx. This allows the software to find out if the next request on CP x after the switching to CP x was delayed or never occurring.

### 21.5.7 Current Frame Count Register (HTU CFCOUNT)

The current frame count register enables the software to find out the recent element in the frozen buffer while the counter of the active buffer decrements.

**Figure 21-48. Current Frame Count Register (HTU CFCOUNT)**

31	24	23	16
Reserved		CFTCTA	
R-0		R/WP-X	
15	8	7	0
Reserved		CFTCTB	
R-0		R/WP-X	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset; X = Unknown

**Table 21-49. Initial Transfer Count Register (HTU CFCOUNT) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Read returns 0. Writes have no effect.
23-16	CFTCTA		Current Frame Transfer Count for CP A. It is updated at the end of each frame.
15-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	CFTCTB		Current Frame Transfer Count for CP B. It is updated at the end of each frame.

## 21.6 Examples

### 21.6.1 Application Examples for Setting the Transfer Modes of CP A and B of a DCP

**Table 21-50. Application Examples for Setting the Transfer Modes of CP A and B of a DCP**

CP A	CP B	
One shot	Not used	Buffer A can be used as a "one shot" buffer. A buffer full interrupt enabled for CP A can signal reaching the end of the buffer.
Auto switch	One shot	Can double the buffer size for a "one shot" buffer. A buffer full interrupt enabled for CP B can signal reaching the end of the buffer.
Circular	Circular	The CPU can switch the buffers at arbitrary times. It will fill or read the frozen buffer during the other buffer is filled or read by the HTU. Interrupts are not required for this case.
Auto switch	Auto switch	Buffer full interrupts (enabled for CP A and B) signal when the end of a buffer is reached. After one buffer is completed the according CPU interrupt routine will read or refill this buffer. At the same time the other buffer is read or filled by the HTU. Here the time when the buffer must be read is determined by the time of the interrupt (determined by the frequency of the NHET transfer requests).

### 21.6.2 Software Example Sequence Assuming Circular Mode for Both CP A and B

The example assumes the NHET address to be read and the main memory address to be written.

- I1 CPU initializes initial DCP: IFADDRA, IFADDRB, IHADDRCT, ITCOUNT
- I2 CPU clears current DCP: CFADDRA, CFADDRB, CFTCTA, CFTCTB
- I3 CPU clears BFINTFL flag of CP A and B
- I4 Enable CP A with the CPENA register. Now the HTU fills buffer A

After some time the CPU intends to read buffer A:

- A1 CPU enables CP B and disables CP A by writing to the CPENA register. After this switch, the HTU fills buffer B. Filling buffer B starts with its initial full address and initial frame counter
- A2 CPU waits for CP A busy bit equals zero
- A3 Optional: CPU verifies that the CP A request lost flag is not set. The bus error flag of CP A could also be checked
- A4 CPU reads the frozen CFTCTA, which indicates the fill level in the buffer
- A5 CPU sets current CP A (CFTCTA and/or CFADDRA) to zero. This allows to find out if any request has happened during the next time buffer A is active
- A6 CPU reads BFINTFL flag of buffer A
- A7 CPU clears the BFINTFL flag of buffer A. This is an initialization for the next time buffer A is used
- A8 CPU reads valid values of frozen buffer A. After reading the CPU does not need to clear the frozen buffer A

After some time the CPU intends to read buffer B:

- B1 CPU enables CP A and disables CP B by writing to the CPENA register. After this switch, the HTU fills buffer A. Filling buffer A starts with its initial full address and initial frame counter
- B2 CPU waits for CP B busy bit equals zero
- B3 Optional: CPU verifies that the CP B request lost flag is not set. The bus error flag of CP B could also be checked
- B4 CPU reads the frozen CFTCTB, which indicates the fill level in the buffer
- B5 CPU sets current CP B (CFTCTB and/or CFADDRB) to zero. This allows to find out if any request has happened during the next time buffer B is active
- B6 CPU reads BFINTFL flag of buffer B
- B7 CPU clears the BFINTFL flag of buffer B. This is an initialization for the next time buffer B is used
- B8 CPU reads valid values of frozen buffer B. After reading the CPU does not need to clear the frozen buffer B

After some time the CPU intends to read buffer A:

A1) ... see above...

---

**NOTE:** The buffer full interrupt doesn't need to be enabled. The BFINTFL flag is used to indicate a circular overrun of the buffer. If the BFINTFL flag is set, also the buffer section after the frozen full address could be read.

---

Steps A3 and B3 in the example sequence above imply that request lost interrupts are disabled. The example below assumes that request lost interrupts are enabled.

Request lost detection with interrupt enabled.

### **21.6.3 Example of an Interrupt Dispatch Flow for a Request Lost Interrupt**

- A request lost occurs and the interrupt routine starts.
- Reading INTOFFx.INTYPEEx shows that RLOSTFL is the interrupt source.
- Reading INTOFFx.CPOFFx = Ah shows that DCP 5 / CP A has caused the RLOSTFL interrupt. The hardware automatically clears bit (2·5+0) in RLOSTFL.
- Reading RLOSTFL= 84h shows that also another request lost event happened on DCP 1 / CP A [bit (2·1+0)] and on DCP 3 / CP B [bit (2·3+1)] at the same time or after the request lost occurred on DCP 5 / CP A.
- Writing back 84h to RLOSTFL clears bits 2 and 7 and the according pending interrupts.

## **General-Purpose Input/Output (GIO) Module**


This chapter describes the general-purpose input/output (GIO) module. The GIO module provides the family of devices with input/output (I/O) capability. The I/O pins are bidirectional and bit-programmable. The GIO module also supports external interrupt capability.

Topic	Page
<b>22.1 Overview .....</b>	<b>949</b>
<b>22.2 Quick Start Guide .....</b>	<b>950</b>
<b>22.3 Functional Description of GIO Module .....</b>	<b>952</b>
<b>22.4 Device Modes of Operation .....</b>	<b>954</b>
<b>22.5 GIO Control Registers .....</b>	<b>955</b>
<b>22.6 I/O Control Summary .....</b>	<b>972</b>

## 22.1 Overview

The GIO module offers general-purpose input / output capability. It supports up to eight 8-bit ports for a total of up to 64 GIO terminals. Each of these 64 terminals can be independently configured as input or output and configured as required by the application. The GIO module also supports generation of interrupts whenever a rising edge or falling edge or any toggle is detected on up to 32 of these GIO terminals. Refer to the device datasheet for identifying the number of GIO ports supported and the GIO terminals capable of generating an interrupt.

**Figure 22-1. GIO Block Diagram**




The main features of the GIO module are summarized as follows:


- Allows each GIO terminal to be configured for general-purpose input or output functions
- Supports programmable pull directions on each input GIO terminal
- Supports GIO output in push/pull or open-drain modes
- Allows up to 32 GIO terminals to be used for generating interrupt requests

## 22.2 Quick Start Guide

The GIO module comprises two separate components: an input/output (I/O) block and an interrupt generation block. [Figure 22-2](#) and [Figure 22-3](#) show what the user should do after reset to configure the GIO module as I/O or for generating interrupts.

**Figure 22-2. I/O Function Quick Start Flow Chart**



**Figure 22-3. Interrupt Generation Function Quick Start Flow Chart**


In GIO interrupt service routine, user shall read the GIO offset register **GIOOFFA** / **GIOOFFB** (depending on high/low level interrupt) to clear the flag and find the pending interrupt GIO channel.

## 22.3 Functional Description of GIO Module

As shown earlier in [Figure 22-1](#) the GIO module comprises of two separate components: an input/output (I/O) block and an interrupt block.

### 22.3.1 I/O Functions

The I/O block allows each GIO terminal to be configured for use as a general-purpose input or output in the application. The GIO module supports multiple registers to control the various aspects of the input and output functions. These are described as follows.

- Data direction ([GIODIR](#))  
Configures GIO terminal(s) as input or output through the GIODIRx registers.
- Data input ([GIODIN](#))  
Reflects the logic level on GIO terminals in the GIODINx registers. A high voltage ( $V_{IH}$  or greater) applied to the pin causes a high value (1) in the data input register ([GIODIN\[7:0\]](#)). When a low voltage ( $V_{IL}$  or less) is applied to the pin, the data input register reads a low value (0). The  $V_{IH}$  and  $V_{IL}$  values are device specific and can be found in the device datasheet.
- Data output ([GIODOUT](#))  
Configures the logic level to be output on GIO terminal(s) configured as outputs. A low value (0) written to the data output register forces the pin to a low output voltage ( $V_{OL}$  or lower). A high value (1) written to the data output register (GIODOUTx) forces the pin to a high output voltage ( $V_{OH}$  or higher) if the open drain functionality is disabled ([GIOPDRx\[7:0\]](#)). If open drain functionality is enabled, a high value (1) written to the data output register forces the pin to a high-impedance state (Z).
- Data set ([GIODSET](#))  
Allows logic HIGH to be output on GIO terminal(s) configured as outputs by writing 1's to the required bits in the GIODSETx registers. If open drain functionality is enabled, a high value (1) written to the data output register forces the pin to a high-impedance state (Z). The GIODSETx registers eliminate the need for the application to perform a read-modify-write operation when it needs to set one or more GIO pin(s).
- Data clear ([GIODCLR](#))  
Allows logic LOW to be output on GIO terminal(s) configured as outputs by writing 1s to the required bits in the GIODCLRx registers. The GIODCLRx registers eliminate the need for the application to perform a read-modify-write operation when it needs to clear one or more GIO pin(s).
- Open drain ([GIOPDR](#))  
Open drain functionality is enabled or disabled using the open drain register GIOPDR[7:0] register. If open-drain mode output is enabled on a pin, a high value (1) written to the data output register (GIODOUTx[7:0]) forces the pin to a high impedance state (Z).
- Pull disable ([GIOPULDIS](#))  
Disables the internal pull on GIO terminal(s) configured as inputs by writing to the GIOPULDISx registers.
- Pull select ([GIOSPL](#))  
Selects internal pull down or pull up on GIO terminal(s) configured as inputs by writing to the GIOPULSELx registers.

Refer to the specific device's datasheet to identify the number of GIO ports as well as the input and output functions supported. Some devices may not support the programmable pull controls. In that case, the pull disable and the pull select register controls will not work.

### 22.3.2 Interrupt Function

The GIO module supports up to 32 terminals to be configured for generating an interrupt to the host processor through the Vectored Interrupt Manager (VIM). The main functions of the interrupt block are:

- Select the GIO pin(s) that is/are used to generate interrupt(s)  
This is done via the interrupt enable set and clear registers, [GIOENASET](#) and [GIOENACLR](#)
- Select the edge on the selected GIO pin(s) that is/are used to generate interrupt(s): rising/falling/both

Rising or falling edge can be selected via the GIOPOL register ([GIOPOL](#)). If interrupt is required to be generated on both rising and falling edges, this can be configured via the GIOINTDET register ([GIOINTDET](#)).


- Select the interrupt priority  
Low or High-level interrupt can be selected through the GIOLVLSET and GIOLVLCLR registers ([GIOLVLSET](#)) and ([GIOLVLCLR](#)).
- Individual interrupt flags are set in the GIOFLG register ([Section 22.5.6](#))

The terminals on GIO ports A through D are all interrupt-capable and can be used to handle either general I/O functions or interrupt requests. Each interrupt request can be connected to the VIM at one of two different levels – High (or A) and Low (or B), depending on the VIM channel number. The VIM has an inherent priority scheme so that a request on a lower number channel has a higher priority than a request on a higher number channel. Refer the device datasheet to identify the VIM channel numbers for the GIO level A and level B interrupt requests. Also note that the interrupt priority of level A and level B interrupt handling blocks can be re-programmed in the VIM.

### 22.3.3 GIO Block Diagram

The GIO block diagram (see [Figure 22-4](#)) represents the flow of information through a pin. The shaded area corresponds to the I/O block; the unshaded area corresponds to the interrupt block.

**Figure 22-4. GIO Block Diagram**



(1) A single low-level-interrupt-handling block and a single high-level-interrupt-handling block service all of the interrupt-capable external pins, but only one pin can be serviced by an interrupt block at a time.

## 22.4 Device Modes of Operation

The GIO module behaves differently in different modes of operation. There are two main modes:

- Emulation mode
- Power-down mode (low-power mode)

### 22.4.1 Emulation Mode

Emulation mode is used by debugger tools to stop the CPU at breakpoints to read registers.

---

**NOTE: Emulation Mode and Emulation Registers**

Emulation mode is a mode of operation of the device and is separate from the GIO emulation registers (GIOEMU1 and GIOEMU2). The contents of these emulation registers are identical to the contents of GIO offset registers (GIOOFF1 and GIOOFF2). Both emulation registers and GIO offset registers are NOT cleared when they are read in emulation mode. GIO offset registers are cleared when they are read in normal mode (other than emulation mode). The emulation registers are NOT cleared when they are read in normal mode. The intention for the emulation registers is that software can use them without clearing the flags.

---

During emulation mode:

- External interrupts are not captured because the VIM is unable to service interrupts.
- Any register can be read without affecting the state of the system.
- A write to a register still does affect the state of the system.

### 22.4.2 Power-Down Mode (Low-Power Mode)

In the power-down mode, the clock signal to the GIO module is disabled. Thus, there is no switching and the only current draw comes from leakage current. In power-down mode, interrupt pins become level-sensitive rather than edge sensitive. The polarity bit changes function from falling-edge-triggered to low-level-triggered and rising-edge-triggered to high-level-triggered. A corresponding level on an interrupt pin pulls the module out of low-power mode.

#### 22.4.2.1 Module-Level Power Down

The GIO module can be placed into a power down state by disabling the GIO peripheral module via the appropriate bit in the peripheral power down register. Please refer to the Peripheral Central Resource Registers ([Section 2.5.3](#)) for details.

#### 22.4.2.2 Device-Level Power Down

The entire device can be placed in one of the pre-defined low-power modes: doze, snooze, or sleep using the clock source and clock domain disable registers in the system module.

## 22.5 GIO Control Registers

**Table 22-1** shows the summary of the GIO registers. The registers are accessible in 8-, 16-, and 32-bit reads or writes.

The start address for the GIO module is FFF7 BC00h.

The GIO module supports up to 8 ports: GIOA, GIOB, GIOC, GIOD, GIOE, GIOF, GIOG, and GIOH. Refer the device datasheet to identify the actual number of GIO ports and the number of pins in each GIO port implemented on this device.

The GIO module supports up to 4 interrupt-capable ports: GIOA, GIOB, GIOC, and GIOD. Refer the device datasheet to identify the actual number of interrupt-capable GIO ports and the number of pins in each GIO port implemented on this device.

**Table 22-1. GIO Control Registers Summary**

Offset	Acronym	Register Description	Section
FFF7 BC00h	GIOGCR0	GIO Global Control Register	<a href="#">Section 22.5.1</a>
FFF7 BC08h	GIOINTDET	GIO Interrupt Detect Register	<a href="#">Section 22.5.2</a>
FFF7 BC0Ch	GIOPOL	GIO Interrupt Polarity Register	<a href="#">Section 22.5.3</a>
FFF7 BC10h	GIOENASET	GIO Interrupt Enable Set Register	<a href="#">Section 22.5.4.1</a>
FFF7 BC14h	GIOENACLR	GIO Interrupt Enable Clear Register	<a href="#">Section 22.5.4.2</a>
FFF7 BC18h	GIOLVLSET	GIO Interrupt Priority Set Register	<a href="#">Section 22.5.5.1</a>
FFF7 BC1Ch	GIOLVLCLR	GIO Interrupt Priority Clear Register	<a href="#">Section 22.5.5.2</a>
FFF7 BC20h	GIOFLG	GIO Interrupt Flag Register	<a href="#">Section 22.5.6</a>
FFF7 BC24h	GIOOFF1	GIO Offset 1 Register	<a href="#">Section 22.5.7</a>
FFF7 BC28h	GIOOFF2	GIO Offset 2 Register	<a href="#">Section 22.5.8</a>
FFF7 BC2Ch	GIOEMU1	GIO Emulation 1 Register	<a href="#">Section 22.5.9</a>
FFF7 BC30h	GIOEMU2	GIO Emulation 2 Register	<a href="#">Section 22.5.10</a>
FFF7BC34h, FFFF7BC54h, FFF7BC74h, FFFF7BC94h, FFF7BCB4h, FFFF7BCD4h, FFF7BCF4h, FFFF7BD14h	GIODIR[A-H]	GIO Data Direction Register	<a href="#">Section 22.5.11</a>
FFF7BC38h, FFFF7BC58h, FFF7BC78h, FFFF7BC98h, FFF7BCB8h, FFFF7BCD8h, FFF7BCF8h, FFFF7BD18h	GIODIN[A-H]	GIO Data Input Register	<a href="#">Section 22.5.12</a>
FFF7BC3Ch, FFFF7BC5Ch, FFF7BC7Ch, FFFF7BC9Ch, FFF7BCBCh, FFFF7BCDCh, FFF7BCFCh, FFFF7BD1Ch	GIODOUT[A-H]	GIO Data Output Register	<a href="#">Section 22.5.13</a>
FFF7BC40h, FFFF7BC60h, FFF7BC80h, FFFF7BCA0h, FFF7BCC0h, FFFF7BCE0h, FFF7BD00h, FFFF7BD20h	GIODSET[A-H]	GIO Data Set Register	<a href="#">Section 22.5.14</a>
FFF7BC44h, FFFF7BC64h, FFF7BC84h, FFFF7BCA4h, FFF7BCC4h, FFFF7BCE4h, FFF7BD04h, FFFF7BD24h	GIODCLR[A-H]	GIO Data Clear Register	<a href="#">Section 22.5.15</a>
FFF7BC48h, FFFF7BC68h, FFF7BC88h, FFFF7BCA8h, FFF7BCC8h, FFFF7BCE8h, FFF7BD08h, FFFF7BD28h	GIOPDR[A-H]	GIO Open Drain Register	<a href="#">Section 22.5.16</a>
FFF7BC4Ch, FFFF7BC6Ch, FFF7BC8Ch, FFFF7BCACh, FFF7BCCCh, FFFF7BCECh, FFF7BD0Ch, FFFF7BD2Ch	GIOPULDIS[A-H]	GIO Pull Disable Register	<a href="#">Section 22.5.17</a>
FFF7BC50h, FFFF7BC70h, FFF7BC90h, FFFF7BCB0h, FFF7BCD0h, FFFF7BCF0h, FFF7BD10h, FFFF7BD30h	GIOPSL[A-H]	GIO Pull Select Register	<a href="#">Section 22.5.18</a>

### 22.5.1 GIO Global Control Register (GIOGCR0)

The GIOGCR0 register contains one bit that controls the module reset status. Writing a zero (0) to this bit puts the module in a reset state. After system reset, this bit must be set to 1 before normal operations can begin on this module. [Figure 22-5](#) and [Table 22-2](#) describe this register.

**Figure 22-5. GIO Global Control Register (GIOGCR0) [address = FFF7 BC00h]**

31	Reserved	16
	R-0	
15	Reserved	1      0
	R-0	RESET R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 22-2. GIO Global Control Register (GIOGCR0) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	RESET	0	GIO reset. The GIO is in reset state.
		1	The GIO is operating normally.

---

**NOTE:** Note that putting the GIO module in reset state is not the same as putting it in a low-power state.

---

## 22.5.2 GIO Interrupt Detect Register (GIOINTDET)

The GIOINTDET register provides the flexibility to either ignore the polarity of the edges that are recognized as an interrupt, in which case both rising and falling edges are recognized, or recognizing the interrupt on specifically a rising or falling edge as determined by the GIOPOL register. To ensure recognition of the signal as an edge, the signal must maintain the new level for at least one VCLK cycle. Figure 22-6 and Table 22-3 describe this register.

**Figure 22-6. GIO Interrupt Detect Register (GIOINTDET) [address = FFF7 BC08h]**

31	24	23	16
GIOINTDET 3			GIOINTDET 2
R/W-0			R/W-0
15	8	7	0
GIOINTDET 1			GIOINTDET 0
R/W-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-3. GIO Interrupt Detect Register (GIOINTDET) Field Descriptions**

Bit	Field	Value	Description
31-24	GIOINTDET 3	0	Interrupt detection select for pins GIOD[7:0]
			The flag sets on either a falling or a rising edge on the corresponding pin, depending on the polarity setup in the polarity register (GIOPOL).
		1	The flag sets on both the rising and falling edges on the corresponding pin.
23-16	GIOINTDET 2	0	Interrupt detection select for pins GIOC[7:0]
			The flag sets on either a falling or a rising edge on the corresponding pin, depending on the polarity setup in the polarity register (GIOPOL).
		1	The flag sets on both the rising and falling edges on the corresponding pin.
15-8	GIOINTDET 1	0	Interrupt detection select for pins GIOB[7:0]
			The flag sets on either a falling or a rising edge on the corresponding pin, depending on the polarity setup in the polarity register (GIOPOL).
		1	The flag sets on both the rising and falling edges on the corresponding pin.
7-0	GIOINTDET 0	0	Interrupt detection select for pins GIOA[7:0]
			The flag sets on either a falling or a rising edge on the corresponding pin, depending on the polarity setup in the polarity register (GIOPOL).
		1	The flag sets on both the rising and falling edges on the corresponding pin.

### 22.5.3 GIO Interrupt Polarity Register (GIOPOL)

The GIOPOL register controls the polarity - rising edge (low to high) or falling edge (high to low) - that sets the flag. To ensure recognition of the signal as an edge, the signal must maintain the new level for at least one VCLK cycle. When the device is in low power mode, the interrupts are no longer triggered by an edge, but instead by a level. Therefore, in low power mode, the GIOPOL register controls the **level**, high or low, which will trigger the interrupt. Figure 22-7 and Table 22-4 describe this register.

**Figure 22-7. GIO Interrupt Polarity Register (GIOPOL) [address = FFF7 BC0Ch]**

31	24	23	16
GIOPOL 3		GIOPOL 2	
R/W-0		R/W-0	
15	8	7	0
GIOPOL 1		GIOPOL 0	
R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-4. GIO Interrupt Polarity Register (GIOPOL) Field Descriptions**

Bit	Field	Value	Description
31-24	GIOPOL 3	0	Interrupt polarity select for pins GIOD[7:0]
			Normal operation (user or privileged mode):
			The flag is set on the falling edge on the corresponding pin.
			The flag is set on the rising edge on the corresponding pin.
			Low-power mode (GIO module clocks off):
			The interrupt is triggered on the low level.
23-16	GIOPOL 2	0	Interrupt polarity select for pins GIOC[7:0]
			Normal operation (user or privileged mode):
			The flag is set on the falling edge on the corresponding pin.
			The flag is set on the rising edge on the corresponding pin.
			Low-power mode (GIO module clocks off):
			The interrupt is triggered on the low level.
15-8	GIOPOL 1	0	Interrupt polarity select for pins GIOB[7:0]
			Normal operation (user or privileged mode):
			The flag is set on the falling edge on the corresponding pin.
			The flag is set on the rising edge on the corresponding pin.
			Low-power mode (GIO module clocks off):
			The interrupt is triggered on the low level.
7-0	GIOPOL 0	0	Interrupt polarity select for pins GIOA[7:0]
			Normal operation (user or privileged mode):
			The flag is set on the falling edge on the corresponding pin.
			The flag is set on the rising edge on the corresponding pin.
			Low-power mode (GIO module clocks off):
			The interrupt is triggered on the low level.

## 22.5.4 GIO Interrupt Enable Registers (GIOENASET and GIOENACLR)

The GIOENASET and GIOENACLR registers control which interrupt-capable pins are actually configured as interrupts. If the interrupt is enabled, the rising or falling or both edges on the selected pin lead to an interrupt.

### 22.5.4.1 GIOENASET Register

Figure 22-8 and Table 22-5 describe this register.

**NOTE: Enabling Interrupt at the Device Level**

GIO can be mapped to two different device level interrupts, the GIO high level (level A) and low level (level B) interrupts through programming registers GIOLVLSET and GIOLVLCLR. The corresponding bit to the mapped device level interrupt must be set within the vectored interrupt manager (VIM) in the interrupt mask register (REQMASK) to enable the appropriate interrupts. Additionally, the ARM CPU (CPSR bit 7 or 6) must be cleared to recognize interrupt requests (IRQ/FIQ).

**Figure 22-8. GIO Interrupt Enable Set Register (GIOENASET) [address = FFF7 BC10h]**

31	24	23	16
	GIOENASET 3		GIOENASET 2
	R/W-0		R/W-0
15	8	7	0
	GIOENASET 1		GIOENASET 0
	R/W-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-5. GIO Interrupt Enable Set Register (GIOENASET) Field Descriptions**

Bit	Field	Value	Description
31-24	GIOENASET 3	0	Interrupt enable for pins GIOD[7:0]
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
23-16	GIOENASET 2	0	Interrupt enable for pins GIOC[7:0]
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
15-8	GIOENASET 1	0	Interrupt enable for pins GIOB[7:0]
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
7-0	GIOENASET 0	0	Interrupt enable for pins GIOA[7:0]
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.

### 22.5.4.2 GIOENACLR Register

This register disables the interrupt. [Figure 22-9](#) and [Table 22-6](#) describe this register.

**Figure 22-9. GIO Interrupt Enable Clear Register (GIOENACLR) [address = FFF7 BC14h]**

31	24	23	16
GIOENACLR 3			GIOENACLR 2
R/W-0			R/W-0
15	8	7	0
GIOENACLR 1			GIOENACLR 0
R/W-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-6. GIO Interrupt Enable Clear Register (GIOENACLR) Field Descriptions**

Bit	Field	Value	Description
31-24	GIOENACLR 3	0	Interrupt enable for pins GIOD[7:0]
			<i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a zero to this bit has no effect.
		1	<i>Read or write:</i> The interrupt is disabled.
23-16	GIOENACLR 2	0	Interrupt enable for pins GIOC[7:0]
			<i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a zero to this bit has no effect.
		1	<i>Read or write:</i> The interrupt is disabled.
15-8	GIOENACLR 1	0	Interrupt enable for pins GIOB[7:0]
			<i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a zero to this bit has no effect.
		1	<i>Read or write:</i> The interrupt is disabled.
7-0	GIOENACLR 0	0	Interrupt enable for pins GIOA[7:0]
			<i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a zero to this bit has no effect.
		1	<i>Read or write:</i> The interrupt is disabled.

## 22.5.5 GIO Interrupt Priority Registers (GIOLVLSET and GIOLVLCLR)

The GIOLVLSET and GIOLVLCLR registers configure the interrupts as high-level (level 1) or low-level (level 2) going to the VIM. Each interrupt is individually configured.

- The high-level interrupts are recorded to GIOOFF1 and GIOEMU1.
- The low-level interrupts are recorded to GIOOFF2 and GIOEMU2.

### 22.5.5.1 GIOLVLSET Register

The GIOLVLSET register is used to configure an interrupt as a high-level interrupt going to the VIM. An interrupt can be configured as a high level interrupt by writing a 1 into the corresponding bit of the GIOLVLSET register. Writing a zero has no effect. [Figure 22-10](#) and [Table 22-7](#) describe this register.

**Figure 22-10. GIO Interrupt Priority Register (GIOLVLSET) [address = FFF7 BC18h]**

31	GIOLVLSET 3	R/W-0	GIOLVLSET 2	R/W-0	16
15	GIOLVLSET 1	R/W-0	GIOLVLSET 0	R/W-0	0
8		7			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-7. GIO Interrupt Priority Register (GIOLVLSET) Field Descriptions**

Bit	Field	Value	Description
31-24	GIOLVLSET 3	0	GIO high priority interrupt for pins GIOD[7:0].
			<i>Read:</i> The interrupt is a low-level interrupt. The low-level interrupts are recorded to GIOOFF2 and GIOEMU2.
		1	<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read or write:</i> The interrupt is set as a high level interrupt. The high-level interrupts are recorded to GIOOFF1 and GIOEMU1.
23-16	GIOLVLSET 2	0	GIO high priority interrupt for pins GIOC[7:0].
			<i>Read:</i> The interrupt is a low-level interrupt. The low-level interrupts are recorded to GIOOFF2 and GIOEMU2.
		1	<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read or write:</i> The interrupt is set as a high level interrupt. The high-level interrupts are recorded to GIOOFF1 and GIOEMU1.
15-8	GIOLVLSET 1	0	GIO high priority interrupt for pins GIOB[7:0].
			<i>Read:</i> The interrupt is a low-level interrupt. The low-level interrupts are recorded to GIOOFF2 and GIOEMU2.
		1	<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read or write:</i> The interrupt is set as a high level interrupt. The high-level interrupts are recorded to GIOOFF1 and GIOEMU1.
7-0	GIOLVLSET 0	0	GIO high priority interrupt for pins GIOA[7:0].
			<i>Read:</i> The interrupt is a low-level interrupt. The low-level interrupts are recorded to GIOOFF2 and GIOEMU2.
		1	<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read or write:</i> The interrupt is set as a high level interrupt. The high-level interrupts are recorded to GIOOFF1 and GIOEMU1.

### 22.5.5.2 GIOLVLCLR Register

The GIOLVLCLR register is used to configure an interrupt as a low level interrupt going to the VIM. Figure 22-11 and Table 22-8 describe this register.

**Figure 22-11. GIO Interrupt Priority Register (GIOLVLCLR) [address = FFF7 BC1Ch]**

31	GIOLVLCLR 3		GIOLVLCLR 2		16
	R/W-0		R/W-0		
15	8	7			0
	GIOLVLCLR 1		GIOLVLCLR 0		
	R/W-0		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-8. GIO Interrupt Priority Register (GIOLVLCLR) Field Descriptions**

Bit	Field	Value	Description
31-24	GIOLVLCLR 3	0	GIO low priority interrupt for pins GIOD[7:0]
			<i>Read:</i> The interrupt is a low-level interrupt.
		1	<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read:</i> The interrupt is set as a high level interrupt. The high-level interrupts are recorded to GIOOFF1 and GIOEMU1.
			<i>Write:</i> The interrupt is set as a low level interrupt. The low-level interrupts are recorded to GIOOFF2 and GIOEMU2.
23-16	GIOLVLCLR 2	0	GIO low priority interrupt for pins GIOC[7:0]
			<i>Read:</i> The interrupt is a low-level interrupt.
		1	<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read:</i> The interrupt is set as a high level interrupt. The high-level interrupts are recorded to GIOOFF1 and GIOEMU1.
			<i>Write:</i> The interrupt is set as a low level interrupt. The low-level interrupts are recorded to GIOOFF2 and GIOEMU2.
15-8	GIOLVLCLR 1	0	GIO low priority interrupt for pins GIOB[7:0]
			<i>Read:</i> The interrupt is a low-level interrupt.
		1	<i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read:</i> The interrupt is set as a high level interrupt. The high-level interrupts are recorded to GIOOFF1 and GIOEMU1.
			<i>Write:</i> The interrupt is set as a low level interrupt. The low-level interrupts are recorded to GIOOFF2 and GIOEMU2.
7-0	GIOLVLCLR 0	0	GIO low priority interrupt for pins GIOA[7:0]
			<i>Read:</i> The interrupt is a low-level interrupt.
		1	<i>Write:</i> Writing a zero to this bit has no effect.
		1	<i>Read:</i> The interrupt is set as a high level interrupt. The high-level interrupts are recorded to GIOOFF1 and GIOEMU1.
		1	<i>Write:</i> The interrupt is set as a low level interrupt. The low-level interrupts are recorded to GIOOFF2 and GIOEMU2.

## 22.5.6 GIO Interrupt Flag Register (GIOFLG)

The GIOFLG register contains flags indicating that the transition edge (as set in GIOINTDET and GIOPOL) has occurred. The flag is also cleared by reading the appropriate interrupt offset register (GIOOFF1 or GIOOFF2). [Figure 22-12](#) and [Table 22-9](#) describe this register.

**Figure 22-12. GIO Interrupt Flag Register (GIOFLG) [address = FFF7 BC20h]**

31	24	23	16
GIOFLG 3		GIOFLG 2	
R/WC-0		R/WC-0	
15	8	7	0
GIOFLG 1		GIOFLG 0	
R/WC-0		R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 22-9. GIO Interrupt Flag Register (GIOFLG) Field Descriptions**

Bit	Field	Value	Description
31-24	GIOFLG 3	0	GIO flag for pins GIOD[7:0].  <i>Read:</i> A transition has not occurred since the last clear.  <i>Write:</i> Writing a zero to this bit has no effect.
		1	<i>Read:</i> The selected transition on the corresponding pin has occurred.  <i>Write:</i> The corresponding bit is cleared to 0.  <b>Note: This bit is also cleared by a read to the corresponding bit in the appropriate offset register</b>
23-16	GIOFLG 2	0	GIO flag for pins GIOC[7:0].  <i>Read:</i> A transition has not occurred since the last clear.  <i>Write:</i> Writing a zero to this bit has no effect.
		1	<i>Read:</i> The selected transition on the corresponding pin has occurred.  <i>Write:</i> The corresponding bit is cleared to 0.  <b>Note: This bit is also cleared by a read to the corresponding bit in the appropriate offset register</b>
15-8	GIOFLG 1	0	GIO flag for pins GIOB[7:0].  <i>Read:</i> A transition has not occurred since the last clear.  <i>Write:</i> Writing a zero to this bit has no effect.
		1	<i>Read:</i> The selected transition on the corresponding pin has occurred.  <i>Write:</i> The corresponding bit is cleared to 0.  <b>Note: This bit is also cleared by a read to the corresponding bit in the appropriate offset register</b>
7-0	GIOFLG 0	0	GIO flag for pins GIOA[7:0].  <i>Read:</i> A transition has not occurred since the last clear.  <i>Write:</i> Writing a zero to this bit has no effect.
		1	<i>Read:</i> The selected transition on the corresponding pin has occurred.  <i>Write:</i> The corresponding bit is cleared to 0.  <b>Note: This bit is also cleared by a read to the corresponding bit in the appropriate offset register</b>

**NOTE:** An interrupt flag gets set when the selected transition happens on the corresponding GIO pin **regardless of whether the interrupt generation is enabled or not**. It is recommended to clear a flag before enabling the interrupt generation for a transition on the corresponding GIO pin.

### **22.5.7 GIO Offset Register 1 (GIOOFF1)**

The GIOFF1 register provides a numerical offset value that represents the pending external interrupt with high priority. The offset value can be used to locate the position of the interrupt routine in a vector table in application software. [Figure 22-13](#) and [Table 22-10](#) describe this register.

**NOTE:** Reading this register clears it, GIOEMU1 and the corresponding flag bit in the GIOFLG register. However, in emulation mode, a read to this register does not clear any register or flag. If more than one GIO interrupts are pending, then reading the GIOOFF1 register will change the contents of GIOOFF1 and GIOEMU1 to show the offset value for the next highest priority pending interrupt. The application can choose to service all GIO interrupts from the same service routine by continuing to read the GIOOFF1 register until it reads zeros.

**Figure 22-13. GIO Offset 1 Register (GIOOFF1) [address = FFF7 BC24h]**

31							16
		Reserved					
			R-0				
15				6	5		0
		Reserved				GIOOFF1	
			R-0			R-0	

LEGEND: R = Read only; -n = value after reset

**Table 22-10. GIO Offset 1 Register (GIOOFF1) Field Descriptions**

Bit	Field	Value	Description																				
31-6	Reserved	0	Read returns 0. Writes have no effect.																				
5-0	GIOOFF1		<p>GIO offset 1. These bits index the currently pending high-priority interrupt. This register and the flag bit (in the GIOFLG register) are also cleared when this register is read, except in emulation mode.</p> <table> <tr> <td>0</td><td>No interrupt is pending.</td></tr> <tr> <td>1h</td><td>Interrupt 0 (corresponding to GIOA0) is pending with a high priority.</td></tr> <tr> <td>...</td><td></td></tr> <tr> <td>8h</td><td>Interrupt 7 (corresponding to GIOA7) is pending with a high priority.</td></tr> <tr> <td>9h</td><td>Interrupt 8 (corresponding to GIOB0) is pending with a high priority</td></tr> <tr> <td>...</td><td></td></tr> <tr> <td>10h</td><td>Interrupt 16 (corresponding to GIOB7) is pending with a high priority</td></tr> <tr> <td>...</td><td></td></tr> <tr> <td>20h</td><td>Interrupt 32 (corresponding to GIOD7) is pending with a high priority</td></tr> <tr> <td>21h – 3Fh</td><td>Reserved.</td></tr> </table>	0	No interrupt is pending.	1h	Interrupt 0 (corresponding to GIOA0) is pending with a high priority.	...		8h	Interrupt 7 (corresponding to GIOA7) is pending with a high priority.	9h	Interrupt 8 (corresponding to GIOB0) is pending with a high priority	...		10h	Interrupt 16 (corresponding to GIOB7) is pending with a high priority	...		20h	Interrupt 32 (corresponding to GIOD7) is pending with a high priority	21h – 3Fh	Reserved.
0	No interrupt is pending.																						
1h	Interrupt 0 (corresponding to GIOA0) is pending with a high priority.																						
...																							
8h	Interrupt 7 (corresponding to GIOA7) is pending with a high priority.																						
9h	Interrupt 8 (corresponding to GIOB0) is pending with a high priority																						
...																							
10h	Interrupt 16 (corresponding to GIOB7) is pending with a high priority																						
...																							
20h	Interrupt 32 (corresponding to GIOD7) is pending with a high priority																						
21h – 3Fh	Reserved.																						

### **22.5.8 GIO Offset B Register (GIOOFF2)**

The GIOFF2 register provides a numerical offset value that represents the pending external interrupt with low priority. The offset value can be used to locate the position of the interrupt routine in a vector table in application software. [Figure 22-14](#) and [Table 22-11](#) describe this register.

**NOTE:** Reading this register clears it, GIOEMU2 and the corresponding flag bit in the GIOFLG register. However, in emulation mode, a read to this register does not clear any register or flag. If more than one GIO interrupts are pending, then reading the GIOOFF1 register will change the contents of GIOOFF2 and GIOEMU2 to show the offset value for the next highest priority pending interrupt. The application can choose to service all GIO interrupts from the same service routine by continuing to read the GIOOFF1 register until it reads zeros.

**Figure 22-14. GIO Offset 2 Register (GIOOFF2) [address = FFF7 BC28h]**

31					16
	Reserved				
15		R-0			0
	Reserved		6	5	GIOOFF2
	R-0			R-0	

LEGEND: R = Read only; -n = value after reset

**Table 22-11. GIO Offset 2 Register (GIOOFF2) Field Descriptions**

<b>Bit</b>	<b>Field</b>	<b>Value</b>	<b>Description</b>																				
31-6	Reserved	0	Read returns 0. Writes have no effect.																				
5-0	GIOOFF2		<p>GIO offset 2. These bits index the currently pending low-priority interrupt. This register and the flag bit (in the GIOFLG register) are also cleared when this register is read, except in emulation mode.</p> <table> <tr> <td>0</td><td>No interrupt is pending.</td></tr> <tr> <td>1h</td><td>Interrupt 0 (corresponding to GIOA0) is pending with a low priority.</td></tr> <tr> <td>...</td><td></td></tr> <tr> <td>8h</td><td>Interrupt 7 (corresponding to GIOA7) is pending with a low priority.</td></tr> <tr> <td>9h</td><td>Interrupt 8 (corresponding to GIOB0) is pending with a low priority</td></tr> <tr> <td>...</td><td></td></tr> <tr> <td>10h</td><td>Interrupt 16 (corresponding to GIOB7) is pending with a low priority</td></tr> <tr> <td>...</td><td></td></tr> <tr> <td>20h</td><td>Interrupt 32 (corresponding to GIOD7) is pending with a low priority</td></tr> <tr> <td>21h – 3Fh</td><td>Reserved.</td></tr> </table>	0	No interrupt is pending.	1h	Interrupt 0 (corresponding to GIOA0) is pending with a low priority.	...		8h	Interrupt 7 (corresponding to GIOA7) is pending with a low priority.	9h	Interrupt 8 (corresponding to GIOB0) is pending with a low priority	...		10h	Interrupt 16 (corresponding to GIOB7) is pending with a low priority	...		20h	Interrupt 32 (corresponding to GIOD7) is pending with a low priority	21h – 3Fh	Reserved.
0	No interrupt is pending.																						
1h	Interrupt 0 (corresponding to GIOA0) is pending with a low priority.																						
...																							
8h	Interrupt 7 (corresponding to GIOA7) is pending with a low priority.																						
9h	Interrupt 8 (corresponding to GIOB0) is pending with a low priority																						
...																							
10h	Interrupt 16 (corresponding to GIOB7) is pending with a low priority																						
...																							
20h	Interrupt 32 (corresponding to GIOD7) is pending with a low priority																						
21h – 3Fh	Reserved.																						

### 22.5.9 GIO Emulation A Register (GIOEMU1)

The GIOEMU1 register is a read-only register. The contents of this register are identical to the contents of GIOOFF1. The intention for this register is that software can use it without clearing the flags.

[Figure 22-15](#) and [Table 22-12](#) describe this register.

---

**NOTE:** The corresponding flag in the GIOFLG register is not cleared when the GIOEMU1 register is read.

---

**Figure 22-15. GIO Emulation 1 Register (GIOEMU1) [address = FFF7 BC2Ch]**

31	Reserved		16
	R-0		
15	Reserved	6      5	0
	R-0		R-0

LEGEND: R = Read only; -n = value after reset

**Table 22-12. GIO Emulation 1 Register (GIOEMU1) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	GIOEMU1	0	GIO offset emulation 1. These bits index the currently pending high-priority interrupt. No register or flag is cleared by reading this register.  0 No interrupt is pending. 1h Interrupt 0 (corresponding to GIOA0) is pending with a high priority. ... 8h Interrupt 7 (corresponding to GIOA7) is pending with a high priority. 9h Interrupt 8 (corresponding to GIOB0) is pending with a high priority ... 10h Interrupt 16 (corresponding to GIOB7) is pending with a high priority ... 20h Interrupt 32 (corresponding to GIOD7) is pending with a high priority 21h – 3Fh Reserved.

### 22.5.10 GIO Emulation B Register (GIOEMU2)

The GIOEMU2 register is a read-only register. The contents of this register are identical to the contents of GIOOFF2. The intention for this register is that software can use it without clearing the flags.


[Figure 22-16](#) and [Table 22-13](#) describe this register.

---

**NOTE:** The corresponding flag in the GIOFLG register is not cleared when the GIOEMU2 register is read.

---

**Figure 22-16. GIO Emulation 2 Register (GIOEMU2) [address = FFF7 BC30h]**



LEGEND: R = Read only; -n = value after reset

**Table 22-13. GIO Emulation 2 Register (GIOEMU2) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	GIOEMU2	0	GIO offset emulation 2. These bits index the currently pending low-priority interrupt. No register or flag is cleared by reading this register. No interrupt is pending.
		1h	Interrupt 0 (corresponding to GIOA0) is pending with a low priority.
		...	
		8h	Interrupt 7 (corresponding to GIOA7) is pending with a low priority.
		9h	Interrupt 8 (corresponding to GIOB0) is pending with a low priority
		...	
		10h	Interrupt 16 (corresponding to GIOB7) is pending with a low priority
		...	
		20h	Interrupt 32 (corresponding to GIOD7) is pending with a low priority
		21h – 3Fh	Reserved.

### 22.5.11 GIO Data Direction Registers [A-H][7:0] (GIODIR[A-H][7:0])

The GIODIR register controls whether the pins of a given port are configured as inputs or outputs. Figure 22-17 and Table 22-14 describe this register.

**Figure 22-17. GIO Data Direction Registers [A-H][7:0] (GIODIR[A-H]) [address = FFF7BC34h, FFF7BC54h, FFF7BC74h, FFF7BC94h, FFF7BCB4h, FFF7BCD4h, FFF7BCF4h, FFF7BD14h]**

31									16
	Reserved								
									R-0
15					8	7	0		
	Reserved							GIODIR[X]	
									R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-14. GIO Data Direction Registers [A-H][7:0] (GIODIR[A-H][7:0]) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	GIODIR[X]	0	GIO data direction of port X, pins [7:0] The GIO pin is an input. Note: If the pin direction is set as an input , the output buffer is tristated.
		1	The GIO pin is an output.

### 22.5.12 GIO Data Input Registers [A-H][7:0] (GIODIN[A-H][7:0])

Values in the GIODIN register reflect the current state (high = 1 or low = 0) on the pins of the port. Figure 22-18 and Table 22-15 describe this register.

**Figure 22-18. GIO Data Input Registers [A-H][7:0] (GIODIN[A-H]) [address = FFF7BC38h, FFF7BC58h, FFF7BC78h, FFF7BC98h, FFF7BCB8h, FFF7BCD8h, FFF7BCF8h, FFF7BD18h]**

31									16
	Reserved								
									R-0
15					8	7	0		
	Reserved							GIODIN[X]	
									R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-15. GIO Data Input Registers [A-H][7:0] (GIODIN[A-H][7:0]) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	GIODIN[X]	0	GIO data input for port X, pins [7:0] The pin is at logic low (0). 1 The pin is at logic high (1).
		1	

### 22.5.13 GIO Data Output Registers [A-H][7:0] (GIODOUT[A-H][7:0])

Values in the GIODOUT register specify the output state (high = 1 or low = 0) of the pins of the port when they are configured as outputs. [Figure 22-19](#) and [Table 22-16](#) describe this register.

**NOTE:** Values in the GIODSET register set the data output control register bits to 1 regardless of the current value in the GIODOUT bits.

**Figure 22-19. GIO Data Output Registers [A-H][7:0] (GIODOUT[A-H][7:0]) [address = FFF7BC3Ch, FFF7BC5Ch, FFF7BC7Ch, FFF7BC9Ch, FFF7BCBCh, FFF7BCDCh, FFF7BCFCCh, FFF7BD1Ch]**

31	Reserved		16
	R-0		
15	8	7	0
	Reserved	GIODOUT[X] R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-16. GIO Data Output Registers [A-H][7:0] (GIODOUT[A-H][7:0]) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	GIODOUT[X]	0 1	GIO data output of port X, pins[7:0]. The pin is driven to logic low (0). The pin is driven to logic high (1). <b>Note:</b> Output is in high impedance state if the GIOPDRx bit = 1 and GIODOUTx bit = 1. <b>Note:</b> GIO pin is placed in output mode by setting the GIODIRx bit to 1.

### 22.5.14 GIO Data Set Register [A-H][7:0] (GIODSET[A-H][7:0])

Values in this register set the data output control register bits to 1 regardless of the current value in the GIODOUT bits. The contents of this register reflect the contents of GIODOUT. [Figure 22-20](#) and [Table 22-17](#) describe this register.

**Figure 22-20. GIO Data Set Registers [A-H][7:0] (GIODSET[A-H][7:0]) [address = FFF7BC40h, FFF7BC60h, FFF7BC80h, FFF7BCA0h, FFF7BCC0h, FFF7BCE0h, FFF7BD00h, FFF7BD20h]**

31	Reserved		16
	R-0		
15	8	7	0
	Reserved	GIODSET[X] R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-17. GIO Data Set Registers [A-H][7:0] (GIODSET[A-H][7:0]) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	GIODSET[X]	0 1	GIO data set for port X, pins[7:0]. This bit drives the output of GIO pin high. <i>Write:</i> Writing a zero has no effect. <i>Write:</i> The corresponding GIO pin is driven to logic high (1). <b>Note:</b> The current logic state of the GIODOUT bit will also be displayed by this bit. <b>Note:</b> GIO pin is placed in output mode by setting the GIODIRx bit to 1.

### 22.5.15 GIO Data Clear Registers [A-H][7:0] (GIODCLR[A-H][7:0])

Values in this register clear the data output register (GIO Data Set Register [A-H]) bit to 0 regardless of its current value. The contents of this register reflect the contents of GIODOUT. [Figure 22-21](#) and [Table 22-18](#) describe this register.

**Figure 22-21. GIO Data Clear Registers [A-H][7:0] (GIODCLR[A-H][7:0]) [address = FFF7BC44h, FFF7BC64h, FFF7BC84h, FFF7BCA4h, FFF7BCC4h, FFF7BCE4h, FFF7BD04h, FFF7BD24h]**

31	Reserved			16
	R-0			
15	8	7	0	
	Reserved		GIODCLR[X]	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-18. GIO Data Clear Registers [A-H][7:0] (GIODCLR[A-H][7:0]) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	GIODCLR[X]	0 1	GIO data clear for port X, pins[7:0]. This bit drives the output of GIO pin low.  <i>Write:</i> Writing a zero has no effect. <i>Write:</i> The corresponding GIO pin is driven to logic low (0).  <b>Note:</b> The current logic state of the GIODOUT bit will also be displayed by this bit.  <b>Note:</b> GIO pin is placed in output mode by setting the GIODIRx bit to 1.

### 22.5.16 GIO Open Drain Register [A-H][7:0] (GIOPDR[A-H][7:0])

Values in this register enable or disable the open drain capability of the data pins. [Figure 22-22](#) and [Table 22-19](#) describe this register.

**Figure 22-22. GIO Open Drain Registers [A-H][7:0] (GIOPDR[A-H][7:0]) [address = FFF7BC48h, FFF7BC68h, FFF7BC88h, FFF7BCA8h, FFF7BCC8h, FFF7BCE8h, FFF7BD08h, FFF7BD28h]**

31	Reserved			16
	R-0			
15	8	7	0	
	Reserved		GIOPDR[X]	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-19. GIO Open Drain Registers [A-H][7:0] (GIOPDR[A-H][7:0]) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	GIOPDR[X]	0 1	GIO open drain for port X, pins[7:0]  The GIO pin is configured in push/pull (normal GIO) mode. The output voltage is V <sub>OL</sub> or lower if GIODOUT bit =0 and V <sub>OH</sub> or higher if GIODOUT bit =1.  The GIO pin is configured in open drain mode. The GIODOUTx bit controls the state of the GIO output buffer: GIODOUTx = 0 The GIO output buffer is driven low; GIODOUTx = 1 The GIO output buffer is tristated.

### 22.5.17 GIO Pull Disable Registers [A-H][7:0] (GIOPULDIS[A-H][7:0])

Values in this register enable or disable the pull control capability of the pins. [Figure 22-23](#) and [Table 22-20](#) describe this register.

**Figure 22-23. GIO Pull Disable Registers [A-H][7:0] (GIOPULDIS[A-H][7:0]) [address = FFF7BC4Ch, FFF7BC6Ch, FFF7BC8Ch, FFF7BCACh, FFF7BCCCh, FFF7BCECh, FFF7BD0Ch, FFF7BD2Ch]**

31			16
	Reserved		
15	8	7	0
	Reserved	GIOPULDIS[X]	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-20. GIO Pull Disable Registers [A-H][7:0] (GIOPULDIS[A-H][7:0]) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	GIOPULDIS[X]	0 1	GIO pull disable for port X, pins[7:0]. Writes to this bit will only take effect when the GIO pin configured as an input pin. The pull functionality is enabled. The pull functionality is disabled. <b>Note:</b> The GIO pin is placed in input mode by clearing the GIODIRx bit to 0.

### 22.5.18 GIO Pull Select Register [A-H][7:0] (GIOPSL[A-H][7:0])

Values in this register select the pull up or pull down functionality of the pins. [Figure 22-24](#) and [Table 22-21](#) describe this register.

**Figure 22-24. GIO Pull Select Registers [A-H][7:0] (GIOPSL[A-H][7:0]) [address = FFF7BC50h, FFF7BC70h, FFF7BC90h, FFF7BCB0h, FFF7BCD0h, FFF7BCF0h, FFF7BD10h, FFF7BD30h]**

31			16
	Reserved		
15	8	7	0
	GIOPSL[X]		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-21. GIO Pull Select Registers [A-H][7:0] (GIOPSL[A-H][7:0]) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	GIOPSL[X]	0 1	GIO pull select for port X, pins[7:0] The pull down functionality is select, when pull up/pull down logic is enabled. The pull up functionality is select, when pull up/pull down logic is enabled. <b>Note:</b> The pull up/pull down functionality is enabled by clearing corresponding bit in GIOPULDIS to 0.

## 22.6 I/O Control Summary

The behavior of the output buffer and the pull control is summarized in [Table 22-22](#).

**Table 22-22. Output Buffer, and Pull Control Behavior for GIO Pins <sup>(1)</sup>**

Module under Reset?	Pin Direction (GIODIR) <sup>(2)</sup>	Open Drain Enable (GIOPDR) <b>Section 22.5.16</b>	Pull Disable (GIOPULDIS) <sup>(3)</sup>	Pull Select (GIOPSL) <sup>(4)</sup>	Pull Control	Output Buffer <sup>(5)</sup>
Yes	X	X	X	X	Device- and module-specific	Disabled
No	0	X	0	0	Pull down	Disabled
No	0	X	0	1	Pull up	Disabled
No	0	X	1	0	Disabled	Disabled
No	0	X	1	1	Disabled	Disabled
No	1	0	X	X	Disabled	Enabled
No	1	1	X	X	Disabled	Enabled

<sup>(1)</sup> X = Don't care

<sup>(2)</sup> GIODIR = 0 for input, 1 for output

<sup>(3)</sup> GIOPULDIS = 0 for enabling pull control  
= 1 for disabling pull control

<sup>(4)</sup> GIOPSL= 0 for pull-down functionality  
= 1 for pull-up functionality

<sup>(5)</sup> If open drain is enabled, output buffer will be disabled if a High level (1) is being output.

## FlexRay Module

This chapter provides the specification for TI's FlexRay module and its features from the application programmer's point of view.

Topic	Page
23.1 Overview .....	974
23.2 FlexRay Module Block Diagram .....	975
23.3 FlexRay Module Block Mapping .....	977
23.4 Transfer Unit Block Diagram .....	979
23.5 Transfer Unit Functional Description .....	980
23.6 Communication Cycle .....	989
23.7 Communication Modes .....	990
23.8 Clock Synchronization .....	991
23.9 Error Handling .....	992
23.10 Communication Controller States .....	994
23.11 Network Management .....	1006
23.12 Filtering and Masking .....	1006
23.13 Transmit Process .....	1008
23.14 Receive Process .....	1010
23.15 FIFO Function .....	1011
23.16 Message Handling .....	1013
23.17 Module RAMs .....	1020
23.18 Interrupts .....	1028
23.19 FlexRay Module Registers .....	1033
23.20 Minimum Peripheral Clock Frequency .....	1160
23.21 Assignment of FlexRay Configuration Parameters .....	1161
23.22 Emulation/Debug Support .....	1162

## 23.1 Overview

The FlexRay module performs communication according to the FlexRay protocol specification v2.1 Rev. A. The sample clock bit rate can be programmed to values up to 10 Mbit/s. Additional bus driver (BD) hardware is required for connection to the physical layer.

For communication on a FlexRay network, individual message buffers with up to 254 data bytes are configurable. The message storage consists of a single-ported message RAM that holds up to 128 message buffers. All functions concerning the handling of messages are implemented in the message handler. Those functions are the acceptance filtering, the transfer of messages between the two FlexRay Channel Protocol Controllers and the message RAM, maintaining the transmission schedule as well as providing message status information.


The register set of the FlexRay module can be accessed directly by the CPU via the VBUS interface. These registers are used to control, configure and monitor the FlexRay channel protocol controllers, message handler, global time unit, system universal control, frame and symbol processing, network management, interrupt control, and to access the message RAM via the input / output buffer.

### 23.1.1 Feature List

- Conformance with FlexRay protocol specification v2.1 Rev. A
- Data rates of up to 10 Mbit/s on each channel
- Up to 128 message buffers
- 8 Kbyte of message RAM for storage of, for example, 128 message buffers with maximum of 48-byte data section or up to 30 message buffers with 254-byte data section
- Configuration of message buffers with different payload lengths
- One configurable receive FIFO
- Each message buffer can be configured as receive buffer, as transmit buffer or as part of the receive FIFO
- CPU access to message buffers via input and output buffer
- Specialized DMA like FlexRay Transfer Unit (FTU) for automatic data transfer between data memory and message buffers without CPU interaction
- Filtering for slot counter, cycle counter, and channel
- Maskable module interrupts
- Supports Network Management

## 23.2 FlexRay Module Block Diagram

**Figure 23-1. Block Diagram**



The TI FlexRay module contains the following blocks:

- Peripheral Interface (VBUS IF)

Interface to the Peripheral Bus of the TMS570 microcontroller architecture. The FlexRay module can either act as a VBUS master or VBUS slave.

- FlexRay Transfer Unit (FTU)

The internal intelligent state-machine (Transfer Unit State Machine) is able to transfer data between the input buffer (IBF) and output buffer (OBF) of the communication controller and the system memory without CPU interaction.

---

**NOTE:** Since the FlexRay module is accessed through the FTU, the FTU must be powered up by the corresponding bit in the Peripheral Power Down Registers of the System Module before accessing any FlexRay module register. For details please refer to the Architecture Documentation and the device specific data sheet.

- Input Buffer (IBF)

For write access to the message buffers configured in the message RAM, the CPU or the FTU can write the header and data section for a specific message buffer to the input buffer. The message handler then transfers the data from the input buffer to the selected message buffer in the message RAM.

- Output Buffer (OBF)

For read access to a message buffer configured in the message RAM the message handler transfers the selected message buffer to the output buffer. After the transfer has completed, the CPU or the FTU

can read the header and data section of the transferred message buffer from the output buffer.

- Message Handler (MHD)

The message handler controls data transfers between the following components:

- Input / output buffer and message RAM
- Transient buffer RAMs of the two FlexRay protocol controllers and message RAM

- Message RAM

The message RAM stores up to 128 FlexRay message buffers together with the related configuration data (header and data partition).

- The Transient Buffer RAM (TBF A/B):

Stores the data section of two complete messages.

- FlexRay Channel Protocol Controller (PRT A/B)

The FlexRay channel protocol controllers consist of a shift register and the FlexRay protocol FSM (Finite State Machine). They are connected to the transient buffer RAMs for intermediate message storage and to the physical layer via bus drivers (BD).

They perform the following functionality:

- Control and check of bit timing
- Reception / transmission of FlexRay frames and symbols
- Check of header CRC
- Generation / check of frame CRC
- Interfacing to bus driver

The FlexRay channel protocol controllers have interfaces to:

- Physical layer (bus driver)

- Transient buffer RAM

- Message handler

- Global Time Unit

- System universal control

- Frame and symbol processing

- Network management

- Interrupt control

- Global time unit (GTU)

The GTU performs the following functions:

- Generation of microtick

- Generation of macrotick

- Fault tolerant clock synchronization by FTM algorithm

- rate and offset correction

- offset correction

- Cycle counter

- Timing control of static segment

- Timing control of dynamic segment (minislotting)

- Support of external clock correction

- System Universal Control (SUC)

The SUC controls the following functions:

- Configuration

- Wakeup

- Startup

- Normal Operation

- Passive Operation

- Monitor Mode

- Frame and Symbol Processing (FSP)

The frame and symbol processing controls the following functions:

- Checks the correct timing of frames and symbols

- Tests the syntactical and semantic correctness of received frames

- Sets the slot status flags

- Network Management (NEM)

Handles the network management vector.

- Interrupt Control (INT)

The interrupt controller performs the following functions:

- Provides error and status interrupt flags

- Enable / disable interrupt sources

- Assignment of interrupt sources to the two module interrupt lines

- Enable / disable module interrupt lines

- Manages the two interrupt timers

- Stop watch time capturing

- 80MHz Clock Signal

Clock signal for the sample clock (SCLK) of the FlexRay module.

---

**NOTE:** AVCLK2 is used to provide the 80MHz clock to the FlexRay Module. The second PLL / Clock Source 6 in the microcontroller is typically used as source for AVCLK2.


---

- Module Clock (VBUS<sub>CLK</sub>)

The FlexRay module clock (BCLK) is derived from the Peripheral Clock VBUS<sub>CLK</sub> of the microcontroller.

### 23.3 FlexRay Module Block Mapping

The following [Figure 23-2](#) shows the different module blocks of the FlexRay module. It is split into 3 sections, the communication controller, the transfer unit and the transfer unit RAM. The RAM of the communication controller is only memory mapped in test mode, where it is mapped to the register set address range.

**Figure 23-2. FlexRay Module Blocks**


The address ranges of the 3 FlexRay blocks are shown in [Table 23-1](#).

**Table 23-1. FlexRay Address Range Table**

Module	Address Range
FlexRay Communication Controller	0xFFFF7_C800 - 0xFFFF7_CFFF
FlexRay TU	0xFFFF7_A000 - 0xFFFF7_A1FF
FlexRay TU RAM	0xFF50_0000 - 0xFF51_FFFF

## 23.4 Transfer Unit Block Diagram

**Figure 23-3. Transfer Unit**



The FlexRay Transfer Unit (FTU) has an internal intelligent state-machine (Transfer Unit State Machine) to transfer data between the Input and Output Buffer Interfaces of the FlexRay core module and the system memory of the microcontroller without CPU interaction. It operates in a similar manner to a DMA (Direct Memory Access) module.

The FlexRay Input Buffer (IBF) and FlexRay Output Buffer (OBF) can also be accessed directly by the CPU. In this case the IBF and OBF are 8-, 16-, and 32-bit accessible. For transfers using the Transfer Unit State Machine only 4x32-bit data packages (4 word bursts) are supported.

The Interface Arbiter controls the access to the IBF and OBF. Direct CPU accesses to IBF and OBF are not possible, if the Transfer Unit State Machine is switched on. Accesses will be ignored and the associated error interrupt will be generated.

The Transfer Unit State Machine is the head of all manual, event driven and automatic message transfer activities. It controls the Transfer Unit interrupt generation related to transfer protocol correctness, status and violations of the message transfers.


With the Transfer Configuration RAM (TCR) the transfer sequence, executed by the Transfer Unit State Machine, can be configured.

The usage of the Transfer Unit allows the user to setup a mirror of the FlexRay message RAM in the fast accessible data RAM of the microcontroller. The Transfer Unit can handle the data transfers between the data RAM and the FlexRay message RAM in the 'background' without CPU interaction.

## 23.5 Transfer Unit Functional Description

Figure 23-4 shows the principle of the Transfer Unit operation.

**Figure 23-4. FlexRay Transfer Unit Operation Principle**





Each FlexRay message buffer of the FlexRay message buffer RAM has one Transfer Configuration RAM (TCR) entry assigned to it, i.e. message buffer 1 is assigned to TCR1, message buffer 2 is assigned to TCR2 and so forth.

The Transfer Base Address (TBA) register of the Transfer Unit holds the message buffer base address in the data RAM. Each Transfer Configuration RAM (TCR) entry contains a 14 bit offset value to the dedicated message buffer area in the data RAM.

The following two diagrams show the principle of the Transfer Unit operation including Transfer State Machine (see Figure 23-5) and Event State Machine (see Figure 23-6).

**Figure 23-5. FlexRay Transfer Unit Operation Principle for Transfer FSM (simplified)**



**Figure 23-6. FlexRay Transfer Unit Operation Principle for Event FSM (simplified)**


ETESMS/R	CESMS/R	Set bit TTSM	Clear bit ETESMS/R
0	-	False	False
1	0	True	False
1	1	True	True

### 23.5.1 Transfer Control

#### 23.5.1.1 Transfer Start and Halt

The Transfer Unit State Machine can be halted, effectively stopping the Transfer Unit transfer sequence (after completion of the current 4 word burst transfer cycle). After releasing from halt state, the Transfer Unit resumes exactly, where it was halted without data loss.

---

**NOTE:** It is the software's responsibility to ensure data coherency when the FlexRay module continues to receive data, but the Transfer Unit doesn't transfer it.

---

#### 23.5.1.2 Transfer Abort

A Transfer Unit transfer will be aborted and the Transfer Unit will be disabled automatically in case of:

- a parity error while accessing the Transfer Configuration RAM (TCR)
- a memory protection error while accessing the data RAM of the microcontroller. In this case, the ongoing transfer is aborted but the TUE bit in GCS/R may not get reset. User shall clear the TUE bit manually by software.

### 23.5.1.3 Transfer Reset

The Transfer Unit State Machine can be reset by the Transfer Unit Enable (TUE) bit in the Global Control register. Though the Transfer Unit State Machine can be reset with the above, the module register contents and the Transfer Configuration RAM (TCR). So, after re-enabling the Transfer Unit no reconfiguration of the Transfer Unit is required.

### 23.5.1.4 Transfer Modes

Possible transfer sequence modes are:

- Manual by triggering the desired transfer by setting the corresponding bit in the Trigger Transfer to System Memory (TTSM) register or the Trigger Transfer to Communication Controller (TTCC) register
- Event-Driven (transfers from FlexRay Communication Controller to the System Memory only) using the Enable Transfer on Event to System Memory (ETESM) register.
- Single or continuous event driven transfers by using the Clear on Event to System Memory (CESM)

The transfer event trigger in general occurs upon completion of a reception or transmission of a frame through the FlexRay bus. [Table 23-2](#) shows more details: Conditions marked with 'X' per row must match to trigger a FTU transfer event as configured in the Transfer Configuration RAM (TCR):

**Table 23-2. FlexRay Transfer Unit Event Trigger Conditions**

	Event on Channel A	Event on Channel B	Frame belonging to static segment or first slot of dynamic segment	Frame belonging to dynamic segment, except first slot of dynamic segment	Bus activity detected on Channel A (MBS.EA = 0)	Bus activity detected on Channel B (MBS.EB = 0)
FTU Event Trigger for Receive Message Buffers	X		X			
		X	X			
	X			X	X	
		X		X		X
FTU Event Trigger for Transmit Message Buffers	X				X	
		X				X

---

**NOTE:** By setting the corresponding bit in the Enable Transfer on Event to System Memory (ETESM) register prior to a on-demand transfer to the Communication Controller via the Trigger Transfer to Communication Controller (TTCC) register, an event triggered transmission back to the System Memory can be initiated, once the buffer has been sent out on the FlexRay bus. This mechanism can be used i.e. to automatically read back the header status information to the system memory after a transmission occurred.

---



---

**NOTE:** The transmission or reception of null frames in the static segment of a FlexRay communication cycle triggers transfers of the transfer unit. The header and/or payload is transferred to the system memory, if the corresponding bits THTSM and/or TPTSM in the Transfer Configuration RAM (TCR) are set. If neither THTSM nor TPTSM bit is set in TCR, neither header nor payload gets transferred. The corresponding bit in the Transfer to System Memory Occurred register (TSMO) gets set in all cases.

---

### 23.5.1.5 Transfer Size and Types


The data transferred by the Transfer Unit can be selected as:

- data and header section
- header section only
- data section only


The number of transferred payload words is derived from the Payload Length Configured (PLC) information configured in the Write Header Section 2 (WRHS2) register.

As only 4 word bursts are supported for the Transfer Unit transfers, only multiple of 4x32-bit data packets are supported. Additional transferred words are undefined, as indicated in [Figure 23-7](#) and [Figure 23-8](#).

**Figure 23-7. Example: FTU Read Transfer of 6 Words**



**Figure 23-8. Example: FTU Write Transfer of 6 Words**



Physically the FTU continues reading the additional words from the source location it started the burst transfer. Therefore, on reads, the additional transferred words depend on the contents of the Communication Controller Output Buffer Registers as indicated in [Figure 23-7](#). On writes the additional words depend on the contents of the data RAM, as shown in [Figure 23-8](#). The additional data will be written to the Communication Controller's Input Buffer Registers, but not transferred to the message RAM.

---

**NOTE:** It should be ensured that the allocated data RAM space for FTU transfers ends on 4x32 bit boundary to avoid possible data overwrites or memory protection issues on FTU reads and avoid reading the additional data from the source location on FTU writes.

---

### 23.5.1.6 Transfer Status Indication

There are 3 registers indicating the transfer status:

- Transfer Status Current Buffer (TSCB) shows the current transfer buffer status
- Last Transferred Buffer to Communication Controller (LTBCC) indicates the last completed buffer transfer to the communication controller
- Last Transferred Buffer to System Memory (LTBSM) shows the last completed buffer transfer to system memory

### 23.5.1.7 Transfer Mirror Function

In order to efficiently access the transfer unit status registers in the system memory, the following registers can be mirrored to the system memory starting at the base address defined in the Base Address of Mirrored Status (BAMS) register:

- Transfer Status Current Buffer (TSCB)
- Last Transferred Buffer to Communication Controller (LTBCC)
- Last Transferred Buffer to System Memory (LTBSM)
- Transfer to System Memory Occurred 1/2/3/4 (TSMO1-4)
- Transfer to Communication Controller Occurred 1/2/3/4 (TCCO1-4)
- Transfer Occurred OFFset (TOOFF)

The mirrored values are updated after completion of a buffer transfer.

The mirroring of these registers can be disabled if not needed.

**Figure 23-9. Mirroring Address Mapping**

Address	Register
BAMS+0x00	TSCB
BAMS+0x04	LTBCC
BAMS+0x08	LTBSM
BAMS+0x0C	TSMO1
BAMS+0x10	TSMO2
BAMS+0x14	TSMO3
BAMS+0x18	TSMO4
BAMS+0x1C	TCCO1
BAMS+0x20	TCCO2
BAMS+0x24	TCCO3
BAMS+0x28	TCCO4
BAMS+0x2C	TOOFF

### 23.5.1.8 Endianness Correction

For the data transfer by the Transfer Unit an Endianness correction mechanism can be used to switch big Endianness data to little Endianness data and vice versa.

For maximum flexibility, 6 bits are available in the Global Control Set/Reset Register (GCS/R) to control.

- Header Data byte-order
- Payload Data byte-order
- Byte-order of the FlexRay Core registers and the Transfer Configuration RAM data of the Transfer Unit independently and in both directions.

### 23.5.1.9 Transfer Data Package

Figure 23-10 shows the data of a transfer data package. Independent of whether the header gets transferred or not, the buffer address always points to element Header1.

**Figure 23-10. Mirroring Address Mapping**

Address	Register
0x0000	Header1
0x0004	Header2
0x0008	Header3
0x000C	Buffer Status <sup>(1)</sup>
0x0010	Payload1
0x0014	Payload2
....	....
0x010C	Payload64

<sup>(1)</sup> Transferred only from Communication Controller to System Memory

### 23.5.1.10 Transfer Start Address to Message Buffer Number Assignment


The assignment of a FlexRay message buffer number to the transfer location in system memory is done by the combination of

- the Transfer Start Offset (TSO) field in a Transfer Configuration RAM (TCR) entry
- the Transfer Base Address (TBA) register

Each entry of the TCR holds a 14 bit offset value (TSO). The TSO offset will be added to the content of the TBA register. The TBA register holds the 32bit base address-pointer to a location of the data RAM.

A value written to Next Transfer Base Address (NTBA) will be loaded in the TBA at the next communication cycle start. This allows efficient multi-buffering of the message buffers in the system memory. The Transfer Not Ready (NTR) flag in the Transfer Error Interrupt Flag (TEIF) register can be used to determine, if NTBA can be reloaded by the CPU.

**NOTE:** If a value is written to TBA, NTBA is set to the same value.

**Figure 23-11. Transfer Start Address to Message Buffer Number Assignment**

### 23.5.1.11 Transfer Priority

The Transfer Unit will transfer the message buffers from low to high message buffer numbers.

In case the same buffer is pending in both the Trigger Transfer to Communication (TTCC) register and the Trigger Transfer to System Memory (TTSM) register, the priority between TTCC and TTSM is determined by the Transfer Priority bit (GC.PRIO) in the Transfer Unit Global Control Set/Reset Register (GCS/R).

### 23.5.1.12 Read Transfers

A read transfer is the data transfer from FlexRay message buffer RAM to the system memory of the microcontroller.

For read transfers the registers Trigger Transfer to System Memory (TTSM), Enable Transfer on Event to System Memory (ETESM) and Clear on Event to System Memory (CESM) have to be setup.

The amount and type of data to be transferred can be selected as:

- data and header section
- header section only
- data section only

which can be configured on the Transmit Configuration RAM (TCR).

The number of 32 bit words per buffer to be transferred is read from the Payload Length Configured (RDHS2.PLC[6:0]) configuration information. This information is part of the header section stored in the message RAM of the Communication Controller.

#### 23.5.1.13 Write Transfers

A write transfer is the data transfer from the system memory of the microcontroller to the FlexRay message buffer RAM.

For write transfers the Trigger Transfer to Communication (TTCC) register has to be setup.

The amount and type of data transferred can be selected as:

- data and header section
- header section only
- data section only

which can be configured on the Transmit Configuration RAM (TCR).

It can be configured in the TCR, if Set Transmission Request Host (STXRH) bit in the Input Buffer Command Mask (IBCM) of the Communication Controller should be set. This would trigger the transfer to the FlexRay bus.

If a data and header section transfer is selected, the number of 32 bit words to be transferred is read from the Payload Length Configured (PLC) configuration information stored in Header2 word in the system memory.

If a data section only transfer is selected, the number of 32 bit words to be transferred is read from the Payload Length Configured (RDHS2.PLC[6:0]) configuration information. This information is part of the header section stored in the message RAM of the Communication Controller.

#### 23.5.1.14 Transfer Unit Event Interface

The Transfer Unit Event Control generates transfer trigger signals for transfers in the following cases:

- For transmit (TX) message buffers, a write transfer trigger is generated, if a transmit event occurs. The configured TX message buffers generate a transfer trigger, except when a Nullframe in static segment or no frame in the dynamic segment is sent.
- For receive (RX) message buffers, a read transfer trigger is generated, if a receive event occurs in the static segment.
- For receive (RX) message buffers, a read transfer trigger is generated if a receive event occurs in the dynamic segment, updated in the current cycle and no Nullframe.

If a buffer is part of the FIFO, no transfer trigger is generated!

When the Transfer Unit is disabled (TUE bit in Global Control Register (GCS/R) is '0'), no transfer trigger is generated, whereas if the Transfer Unit is enabled, but in halt mode (TUH bit and TUE bit in Global Control Register (GCS/R) are '1'), the occurring triggers remain pending and get executed when the Transfer Unit will be resumed from halt mode.

## 23.5.2 Transfer Configuration RAM

The Transfer Configuration RAM (TCR) consists of 128 entries, one entry for each possible FlexRay buffer. Entry 1 is assigned to FlexRay buffer 1, entry 2 to FlexRay buffer 2,..., and entry 128 is assigned to FlexRay buffer 128.

Each TCR entry defines:

- data transfer size (header + data, header only or data only)
- whether the transmit request flag (STRXH) should be set for the data transferred by the FTU to the CC to send out the data to the FlexRay bus.
- the 14-bit buffer address offset, which, in combination with the Transfer Base Address defined in TBA, specifies the start of the corresponding FlexRay message buffer in the system memory RAM.

---

**NOTE:** It is recommended to clear the whole TCR before configuring it, in order to avoid unexpected transfer behavior due to old configuration contents or random TCR RAM contents after power on reset.

---

**NOTE:** If a transfer is triggered but no transfer size (header or data) is setup in the TCR, no data will be transferred, but the corresponding flag in the Transfer to Communication Controller Occurred (TCCOx) or the Transfer to System Memory Occurred (TSMOx) will be set.

---

### 23.5.2.1 Parity Protection

The Transfer Configuration RAM (TCR) is parity protected. The parity error interrupt generation is disabled by default and can be switched on by writing a 4 bit key to dedicated parity lock bits in the Global Control Set/Reset Register (GCS/R).

The parity protection supports even and odd parity. The parity information is stored together with the corresponding 19 bit data word entry.

The parity is checked each time a data word is read from the TCR RAM. If a parity error is detected, the PE error flag is set in the Transfer Error Interrupt Flag (TEIF) register.

Additionally an uncorrectable RAM error interrupt/event will be generated. The uncorrectable RAM error interrupt/event is non maskable and therefore cannot be switched off. The uncorrectable RAM error is hooked up to the ESM module (event).

For parity errors the faulty TCR RAM address can be read from the Parity Error Address (PEADR) register.

## 23.5.3 Memory Protection Mechanism

This feature allows to restrict accesses to certain areas in memory in order to protect critical application data from unintentionally being accessed by the Transfer Unit State Machine.

One memory section (start- and end address) can be defined, which allows read and write accesses for the Transfer Unit State Machine.

If the end address is smaller or equal to the start address, data transfers will be blocked. Any accesses performed outside this memory area by the Transfer Unit State Machine result in no transfers being performed. In case of a protection violation a flag will be set and the Memory Protection Violation interrupt will be activated. The Transfer Unit State Machine will be disabled in this case.


The default setting of the Transfer Unit State Machine memory protection address range setup is:

- 0x00000000 for start address
- 0x00000000 for end address

This means a valid address range must be setup, before the Transfer Unit can be used.

## 23.6 Communication Cycle

**Figure 23-12. Structure of Communication Cycle**



A communication cycle in FlexRay consists of the following elements:

- Static segment
- Dynamic segment
- Symbol window
- Network idle time (NIT)

Static segment, dynamic segment, and symbol window form the network communication time (NCT). For each communication channel the slot counter starts at 1 and counts up until the end of the dynamic segment is reached. Both channels share the same arbitration grid which means that they use the same synchronized macrotick.

### 23.6.1 Static Segment

The Static Segment is characterized by the following features:

- Time slots of fixed length (optionally protected by bus guardian)
- Start of frame transmission at action point of the corresponding static slot
- Payload length same for all frames on both channels

**Parameters:** number of static slots GTUC7.NSS(9-0), static slot length GTUC7.SSL(9-0), Payload Length Static MHDC.SFDL(6-0), action point offset GTUC9.APO(5-0)

### 23.6.2 Dynamic Segment

The Dynamic Segment is characterized by the following features:

- All controllers have bus access (no bus guardian protection possible)
- Variable payload length and duration of slots, different for both channels
- Start of transmission at minislot action point

**Parameters:** number of minislots GTUC8.NMS(12-0), minislot length GTUC8.MSL(5-0), minislot action point offset GTUC9.MAPO(4-0), start of latest transmit (last minislot) MHDC.SLT(12-0)

### 23.6.3 Symbol Window

During the symbol window only one media access test symbol (MTS) may be transmitted per channel. MTS symbols are sent in NORMAL\_ACTIVE state to test the bus guardian.

The symbol window is characterized by the following features:

- Send single symbol
- Transmission of the MTS symbol starts at the symbol windows action point

**Parameters:** Symbol Window Action Point Offset GTUC9.APO(4-0) (same as for static slots), Network Idle Time Start GTUC4.NIT(13-0)

#### 23.6.4 Network Idle Time (NIT)


During network idle time the communication controller has to perform the following tasks:

- Calculate clock correction terms (offset and rate)
- Distribute offset correction over multiple macroticks after offset correction start
- Perform cluster cycle related tasks

**Parameters:** network idle time start GTUC4.NIT(13-0), offset correction start GTUC4.OCS(13-0)

#### 23.6.5 Configuration of NIT Start and Offset Correction Start

Figure 23-13. Configuration of NIT Start and Offset Correction Start



The number of macroticks per cycle is assumed to be m. It is configured by programming GTUC2.MPC = m in the GTU Configuration register 2.

The static / dynamic segment starts with macrotick 0 and ends with macrotick n: n = static segment length + dynamic segment offset + dynamic segment length - 1 MT

The static segment length is configured by GTUC7.SSL and GTUC7.NSS. The dynamic segment length is configured by GTUC8.MSL and GTUC8.NMS.

The dynamic segment offset is ActionPointOffset - MinislotActionPointOffset or 0 MT if the result is negative. For details please refer to the FlexRay Communications System Protocol Specification from the FlexRay Consortium.

The NIT starts with macrotick k+1 and ends with the last macrotick of cycle m-1. It has to be configured by setting GTUC4.NIT = k.

For this FlexRay module the offset correction start is required to be GTUC4.OCS >= GTUC4.NIT + 1 = k+1.

The length of symbol window results from the number of macroticks between the end of the static / dynamic segment and the beginning of the NIT. It can be calculated by k - n.

### 23.7 Communication Modes

The FlexRay protocol specification v2.1 Rev. A defines the Time-Triggered Distributed (TT-D) mode.

#### 23.7.1 Time-Triggered Distributed (TT-D)

In TT-D mode the following configurations are possible:

- Pure static: minimum 2 static slots + symbol window (optional)
- Mixed static/dynamic: minimum 2 static slots + dynamic segment + symbol window (optional)

A minimum of two coldstart nodes need to be configured for distributed time-triggered operation. Two fault-free coldstart nodes are necessary for the cluster startup. Each startup frame must be a sync frame, therefore all coldstart nodes are sync nodes.

## 23.8 Clock Synchronization

In TT-D mode a distributed clock synchronization is used. Each node individually synchronizes itself to the cluster by observing the timing of received sync frames from other nodes.

### 23.8.1 Global Time

Activities in a FlexRay node, including communication, are based on the concept of a global time, even though each individual node maintains its own view of it. It is the clock synchronization mechanism that differentiates the FlexRay cluster from other node collections with independent clock mechanisms. The global time is a vector of two values; the cycle (cycle counter) and the cycle time (macrotick counter).

Cluster specific:

- Macrotick (MT) = basic unit of time measurement in a FlexRay network, a macrotick consists of an integer number of microticks ( $\mu T$ )
- Cycle length = duration of a communication cycle in units of macroticks (MT)

### 23.8.2 Local Time

Internally, nodes time their behavior with microtick resolution. Microticks are time units derived from the oscillator clock tick of the specific node. Therefore microticks are controller-specific units. They may have different duration in different controllers. The precision of a nodes local time difference measurements is a microtick ( $\mu T$ ).

Node specific:

- Sample clock -> prescaler -> microtick ( $\mu T$ ); typically 25ns.
- $\mu T$  = basic unit of time measurement in a communication controller, clock correction is done in units of  $\mu Ts$
- Cycle counter + macrotick counter = nodes local view of the global time

### 23.8.3 Synchronization Process

Clock synchronization is performed by means of sync frames. Only preconfigured nodes (sync nodes) are allowed to send sync frames. In a two-channel cluster, a sync node has to send its sync frame on both channels.

For synchronization in FlexRay the following constraints have to be considered:

- Max. one sync frame per node in one communication cycle
- Max. 15 sync frames per cluster in one communication cycle
- Every node has to use a preconfigured number of sync frames (GTUC2.SNM(3-0)) for clock synchronization
- Minimum of two sync nodes required for clock synchronization and startup

For clock synchronization the time difference between expected and observed arrival time of sync frames received during the static segment is measured. In a two channel cluster the sync node has to be configured to send sync frames on both channels. The calculation of correction terms is done during NIT (offset: every cycle, rate: odd cycle) by using a FTA / FTM algorithm. For details see FlexRay protocol specification v2.1 Rev. A.

#### 23.8.3.1 Offset (Phase) Correction

- Only deviation values measured and stored in the current cycle used
- For a two channel node the smaller value will be taken
- Calculation during NIT of every communication cycle
- Offset correction value calculated in even cycles used for error checking only
- Checked against limit values
- Correction value is a signed integer number of  $\mu Ts$
- Correction done in odd numbered cycles, distributed over the microticks beginning at offset correction

start up to cycle end (end of NIT) to shift nodes next start of cycle (MTs lengthened / shortened)

### 23.8.3.2 Rate (Frequency) Correction

- Pairs of deviation values measured and stored in even / odd cycle pair used
- For a two channel node the average of the differences from the two channels is used
- Calculated during NIT of odd numbered cycles
- Cluster drift damping is performed using global damping value
- Checked against limit values
- Correction value is a signed integer number of  $\mu$ s
- Distributed over macroticks comprising the next even/odd cycle pair (MTs lengthened / shortened)

### 23.8.4 Sync Frame Transmission

Sync frame transmission is only possible from buffer 0 and 1. Message buffer 1 may be used for sync frame transmission in case that sync frames should have different payloads on the two channels. In this case bit MRC.SPLM has to be programmed to 1.

Message buffers used for sync frame transmission have to be configured with the key slot ID and can be (re)configured in DEFAULT\_CONFIG or CONFIG state only. For nodes transmitting sync frames SUCC1.TXSY must be set to 1.

### 23.8.5 External Clock Synchronization

During normal operation, independent clusters can drift significantly. If synchronous operation across independent clusters is desired, external synchronization is necessary; even though the nodes within each cluster are synchronized. This can be accomplished with synchronous application of host-deduced rate and offset correction terms to the clusters.

- External offset / rate correction value is a signed integer
- External offset / rate correction value is added to calculated offset / rate correction value
- Aggregated offset / rate correction term (external + internal) is not checked against configured limits

## 23.9 Error Handling

The implemented error handling concept of the FlexRay protocol is intended to ensure that in the presence of a lower layer protocol error in a single node, communication between non-affected nodes can be maintained. In some cases, higher layer program command activity is required for the communication controller to resume normal operation. A change of the error handling state will set bit EIR.PEMC and can trigger an interrupt to the host if enabled. The current error mode is signaled by CCEV.ERRM(1-0).

**Table 23-3. Error Modes of the POC (Degradation Model)**

Error Mode	Activity
ACTIVE	<b>Full operation</b> , State: NORMAL_ACTIVE The communication controller is fully synchronized and supports the cluster wide clock synchronization. The host is informed of any error condition(s) or status change by interrupt (if enabled) or by reading the error and status flags from registers EIR and SIR.
PASSIVE	<b>Reduced operation</b> , State: NORMAL_PASSIVE, communication controller self rescue allowed The communication controller stops transmitting frames and symbols, but received frames are still processed. Clock synchronization mechanisms are continued based on received frames. No active contribution to the cluster wide clock synchronization. The host is informed of any error condition(s) or status change by interrupt (if enabled) or by reading the error and status flags from registers EIR and SIR.
COMM_HALT	<b>Operation halted</b> , State: HALT, communication controller self rescue not allowed The communication controller stops frame and symbol processing, clock synchronization processing, and the macrotick generation. The host has still access to error and status information by reading the error and status flags from registers EIR and SIR. The bus drivers are disabled.

### 23.9.1 Clock Correction Failed Counter

When the Clock Correction Failed Counter reaches the “maximum without clock correction passive” limit defined by SUCC3.WCP(3-0), the POC transits from NORMAL\_ACTIVE to NORMAL\_PASSIVE state.

When it reaches the “maximum without clock correction fatal” limit defined by SUCC3.WCF(3-0), it transits NORMAL\_ACTIVE or NORMAL\_PASSIVE to the HALT state.

The Clock Correction Failed Counter CCEV.CCFC(3-0) allows the host to monitor the duration of the inability of a node to compute clock correction terms after the communication controller passed protocol startup phase. It will be incremented by one at the end of any odd numbered communication cycle where either the Missing Offset Correction flag SFS.MOCS or the Missing Rate Correction flag SFS.MRCS is set.

The clock correction failed counter is reset to zero at the end of an odd communication cycle if neither the Missing Offset Correction flag SFS.MOCS nor the Missing Rate Correction flag SFS.MRCS is set.

The Clock Correction Failed Counter stops incrementing when the “maximum without clock correction fatal” value SUCC3.WCF(3-0) is reached (i.e. incrementing the counter at its maximum value will not cause it to wraparound back to zero). The clock correction failed counter will be initialized to zero when the communication controller enters READY state or when NORMAL\_ACTIVE state is entered.

---

**NOTE:** The transition to HALT state is prevented if SUCC1.HCSE is not set.

---

### 23.9.2 Passive to Active Counter

The passive to active counter controls the transition of the POC from NORMAL\_PASSIVE to NORMAL\_ACTIVE state. SUCC1.SUCC1.PTA(4-0) defines the number of consecutive even / odd cycle pairs that must have valid clock correction terms before the communication controller is allowed to transit from NORMAL\_PASSIVE to NORMAL\_ACTIVE state. If SUCC1.PTA(4-0) is set to zero the communication controller is not allowed to transit from NORMAL\_PASSIVE to NORMAL\_ACTIVE state.

### 23.9.3 HALT Command

In case the host wants to stop FlexRay communication of the local node it can bring the communication controller into HALT state by asserting the HALT command. This can be done by writing SUCC1.CMD(3-0) = 0110. In order to shut down communication on an entire FlexRay network, a higher layer protocol is required to assure that all nodes apply the HALT command at the same time.

The POC state from which the transition to HALT state took place can be read from CCSV.PSL(5-0).

When called in NORMAL\_ACTIVE or NORMAL\_PASSIVE state the POC transits to HALT state at the end of the current cycle. When called in any other state SUCC1.CMD(3-0) will be reset to 0000 = “command\_not\_accepted” and bit EIR.CNA in the error interrupt register is set to 1. If enabled an interrupt to the host is generated.

### 23.9.4 FREEZE Command


In case the host detects a severe error condition it can bring the communication controller into HALT state by asserting the FREEZE command. This can be done by writing SUCC1.CMD(3-0) = 0111. The FREEZE command triggers the entry of the HALT state immediately regardless of the current POC state.

The POC state from which the transition to HALT state took place can be read from CCSV.PSL(5-0).

## 23.10 Communication Controller States

### 23.10.1 Communication Controller State Diagram

**Figure 23-14. Overall State Diagram of Communication Controller**



State transitions are controlled by the reset and FlexRay receive (rxd1, 2) pins, the POC state machine, and by the CHI command vector SUCC1.CMD(3-0).

The Communication Controller exits from all states to HALT state after application of the FREEZE command (SUCC1.CMD(3-0) = 0111b).

**Table 23-4. State Transitions of Communication Controller Overall State Machine**

T#	Condition	From	To
1	Hardware reset	All States	DEFAULT_CONFIG
2	Command CONFIG, SUCC1.CMD(3-0) = 0001	DEFAULT_CONFIG	CONFIG

**Table 23-4. State Transitions of Communication Controller Overall State Machine (continued)**

T#	Condition	From	To
3	Unlock sequence followed by command MONITOR_MODE, SUCC1.CMD(3-0) = 1011	CONFIG	MONITOR_MODE
4	Command CONFIG, SUCC1.CMD(3-0) = 0001	MONITOR_MODE	CONFIG
5	Unlock sequence followed by command READY, SUCC1.CMD(3-0) = 0010	CONFIG	READY
6	Command CONFIG, SUCC1.CMD(3-0) = 0001	READY	CONFIG
7	Command WAKEUP, SUCC1.CMD(3-0) = 0011	READY	WAKEUP
8	Complete, non-aborted transmission of wakeup pattern OR received WUP OR received frame header OR command READY, SUCC1.CMD(3-0) = 0010	WAKEUP	READY
9	Command RUN, SUCC1.CMD(3-0) = 0100	READY	STARTUP
10	Successful startup	STARTUP	NORMAL_ACTIVE
11	Clock correction failed counter reached "maximum without clock correction passive" limit configured by SUCC3.WCF(3-0)	NORMAL_ACTIVE	NORMAL_PASSIVE
12	Number of valid correction terms reached the Passive to Active limit configured by SUCC1.PTA(4-0)	NORMAL_PASSIVE	NORMAL_ACTIVE
13	Command READY, SUCC1.CMD(3-0) = 0010	STARTUP, NORMAL_ACTIVE,NORM AL_PASSIVE	READY
14	Clock Correction Failed counter reached "maximum without clock correction fatal" limit configured by SUCC3.WCF(3-0) AND bit SUCC1.HCSE set to 1 OR command HALT, SUCC1.CMD(3-0) = 0110	NORMAL_ACTIVE	HALT
15	Clock Correction Failed counter reached "maximum without clock correction fatal" limit configured by SUCC3.WCF(3-0) AND bit SUCC1.HCSE set to 1 OR command HALT, SUCC1.CMD(3-0) = 0110	NORMAL_PASSIVE	HALT
16	Command FREEZE, SUCC1.CMD(3-0) = 0111	All States	HALT
17	Command CONFIG, SUCC1.CMD(3-0) = 0001	HALT	DEFAULT_CONFIG

### 23.10.2 DEFAULT\_CONFIG State

In DEFAULT\_CONFIG state, the communication controller is stopped. All configuration registers are accessible and the pins to the physical layer are in their inactive state.

The communication controller enters this state:

- When leaving hardware reset
- When exiting from HALT state

To leave DEFAULT\_CONFIG state the host has to write SUCC1.CMD(3-0) = 0001. The communication controller then transits to CONFIG state.

### 23.10.3 CONFIG State

In CONFIG state, the communication controller is stopped. All configuration registers are accessible and the pins to the physical layer are in their inactive state. This state is used to initialize the communication controller configuration.

The communication controller enters this state:

- When exiting from DEFAULT\_CONFIG state
- When exiting from MONITOR\_MODE or READY state

When the state has been entered by HALT and DEFAULT\_CONFIG state, the host can analyze status information and configuration. Before leaving CONFIG state the host has to assure that the configuration is fault-free.

To leave CONFIG state, the host has to perform the unlock sequence. Directly after unlocking the CONFIG state the host has to write SUCC1.CMD(3-0) to enter the next state.

---

**NOTE:** The message buffer status registers (MHDS, TXRQ1/2/3/4, NDAT1/2/3/4, MBSC1/2/3/4) and status data stored in the message RAM and are not affected by the transition of the POC from CONFIG to READY state.

---

When the communication controller is in CONFIG state it is also possible to bring the communication controller into a power saving mode by halting the module clocks. To do this the host has to assure that all Message RAM transfers have finished before turning off the clocks.

#### 23.10.4 MONITOR\_MODE

After unlocking CONFIG state and writing SUCC1.CMD(3-0) = 1011 the communication controller enters MONITOR\_MODE. In this mode the communication controller is able to receive FlexRay frames and to detect wakeup pattern. The temporal integrity of received frames is not checked, and therefore cycle counter filtering is not supported. This mode can be used for debugging purposes in case e.g. that startup of a FlexRay network fails. After writing SUCC1.CMD(3-0) = 0001 the communication controller transits back to CONFIG state.

In MONITOR\_MODE the pick first valid mechanism is disabled. This means that a receive message buffer may only be configured to receive on one channel. Received frames are stored into message buffers according to frame ID and receive channel. Null frames are handled like data frames. After frame reception only status bits MBS.VFRA, MBS.VFRB, MBS.MLST, MBS.RCIS, MBS.SFIS, MBS.SYNS, MBS.NFIS, MBS.PPIS, MBS.RESS have valid values.

In MONITOR\_MODE the communication controller is not able to distinguish between CAS and MTS symbols. In case one of these symbols is received on one or both of the two channels, the flags SIR.MTSA/SIR.MTSB are set. SIR.CAS has no function in MONITOR\_MODE.

#### 23.10.5 READY State

After unlocking CONFIG state and writing SUCC1.CMD(3-0) = 0010 the communication controller enters READY state. From this state the communication controller can transit to WAKEUP state and perform a cluster wakeup or to STARTUP state to perform a coldstart or to integrate into a running cluster.

The communication controller enters this state:

- When exiting from CONFIG, WAKEUP, STARTUP, NORMAL\_ACTIVE, or NORMAL\_PASSIVE state by writing SUCC1.CMD(3-0) = 0010 (READY command).

The communication controller exits from this state:

- To CONFIG state by writing SUCC1.CMD(3-0) = 0001 (CONFIG command)
- To WAKEUP state by writing SUCC1.CMD(3-0) = 0011 (WAKEUP command)
- To STARTUP state by writing SUCC1.CMD(3-0) = 0100 (RUN command)

Internal counters and the communication controller status flags are reset when the communication controller enters STARTUP state.

---

**NOTE:** Status bits MHDS(14-0), registers TXRQ1/2/3/4, and status data stored in the Message RAM are not affected by the transition of the POC from READY to STARTUP state.

---

### 23.10.6 WAKEUP State

The description below is intended to help configuring wakeup for the FlexRay module. A detailed description of the wakeup procedure can be found in the FlexRay protocol specification v2.1 Rev. A.

The communication controller enters this state:

- When exiting from READY state by writing SUCC1.CMD(3-0) = 0011 (WAKEUP command).

The communication controller exits from this state to READY state:

- After complete non-aborted transmission of wakeup pattern
- After WUP reception
- After detecting a WUP collision
- After reception of a frame header
- By writing SUCC1.CMD(3-0) = 0010 (READY command)

The communication controller exits from this state to HALT state:

- By writing SUCC1.CMD(3-0) = 0111 (FREEZE command)

The cluster wakeup must precede the communication startup in order to ensure that all nodes in a cluster are awake. The minimum requirement for a cluster wakeup is that all bus drivers are supplied with power. A bus driver has the ability to wake up the other components of its node when it receives a wakeup pattern on its channel. At least one node in the cluster needs an external wakeup source.

The host completely controls the wakeup procedure. It is informed about the state of the cluster by the bus driver and the communication controller and configures bus guardian (if available) and communication controller to perform the cluster wakeup. The communication controller provides to the host the ability to transmit a special wakeup pattern on each of its available channels separately. The communication controller needs to recognize the wakeup pattern only during wakeup and startup phase.

Wakeup may be performed on only one channel at a time. The host has to configure the wakeup channel while the communication controller is in CONFIG state by writing bit WUCS in the SUC configuration register 1. The communication controller ensures that ongoing communication on this channel is not disturbed. The communication controller cannot guarantee that all nodes connected to the configured channel awake upon the transmission of the wakeup pattern, since these nodes cannot give feedback until the startup phase. The wakeup procedure enables single-channel devices in a two-channel system to trigger the wakeup, by only transmitting the wakeup pattern on the single channel to which they are connected. Any coldstart node that deems a system startup necessary will then wake the remaining channel before initiating communication startup.

The wakeup procedure tolerates any number of nodes simultaneously trying to wakeup a single channel and resolves this situation such that only one node transmits the pattern. Additionally the wakeup pattern is collision resilient, so even in the presence of a fault causing two nodes to simultaneously transmit a wakeup pattern, the resulting collided signal can still wake the other nodes.

After wakeup the communication controller returns to READY state and signals the change of the wakeup status to the host by setting bit SIR.WST in the status interrupt register. The wakeup status vector CCSV.WSV(2-0) can be read from the communication controller status vector register. If a valid wakeup pattern was received also either bit SIR.WUPA or bit SIR.WUPB in the status interrupt register is set.

Figure 23-15. Structure of POC State WAKEUP




Table 23-5. State Transitions WAKEUP

T#	Condition	From	To
enter	Host commands change to WAKEUP state by writing SUCC1.CMD(3-0) = 0011 (WAKEUP command)	READY	WAKEUP
1	CHI command WAKEUP triggers wakeup FSM to transit to WAKEUP_LISTEN state	WAKEUP_STANDBY	WAKEUP_LISTEN
2	Received WUP on wakeup channel selected by bit SUCC1.WUCS OR frame header on either available channel	WAKEUP_LISTEN	WAKEUP_STANDBY
3	Timer event	WAKEUP_LISTEN	WAKEUP_SEND
4	Complete, non-aborted transmission of wakeup pattern	WAKEUP_SEND	WAKEUP_STANDBY
5	Collision detected	WAKEUP_SEND	WAKEUP_DETECT
6	Wakeup timer expired OR WUP detected on wakeup channel selected by bit SUCC1.WUCS OR frame header received on either available channel	WAKEUP_DETECT	WAKEUP_STANDBY
exit	Wakeup completed (after T2 or T4 or T6) OR host commands change to READY state by writing SUCC1.CMD(3-0) = 0010 (READY command). This command also resets the wakeup FSM to WAKEUP_STANDBY state.	WAKEUP	READY

The **WAKEUP\_LISTEN** state is controlled by the wakeup timer and the wakeup noise timer. The two timers are controlled by the parameters Listen Timeout SUCC2.LT(20-0) and Listen Timeout Noise SUCC2.LTN(3-0). Listen timeout enables a fast cluster wakeup in case of a noise free environment, while listen timeout noise enables wakeup under more difficult conditions regarding noise interference.

In **WAKEUP\_SEND** state the communication controller transmits the wakeup pattern on the configured channel and checks for collisions. After return from wakeup the host has to bring the communication controller into **STARTUP** state by CHI command **RUN**.

In WAKEUP\_DETECT state the communication controller attempts to identify the reason for the wakeup collision detected in WAKEUP\_SEND state. The monitoring is bounded by the expiration of listen timeout as configured by SUCC2.LT(20-0) in the SUC configuration register 2. Either the detection of a wakeup pattern indicating a wakeup attempt by another node or the reception of a frame header indication existing communication, causes the direct transition to READY state. Otherwise WAKEUP\_DETECT is left after expiration of listen timeout; in this case the reason for wakeup collision is unknown.

The host has to be aware of possible failures of the wakeup and act accordingly. It is advisable to delay any potential startup attempt of the node having instigated the wakeup by the minimal time it takes another coldstart node to become awake and to be configured.

The FlexRay Protocol Specification recommends that two different communication controllers shall wake the two channels.

### 23.10.6.1 Host Activities

The host must coordinate the wakeup of the two channels and must decide whether, or not, to wake a specific channel. The sending of the wakeup pattern is initiated by the host. The wakeup pattern is detected by the remote BDs and signaled to their local hosts.

Wakeup procedure controlled by host (single-channel wakeup):

- Configure the communication controller in CONFIG state
  - Select wakeup channel by programming bit SUCC1.WUCS
- Check local BDs whether a WUP was received
- Activate BD of selected wakeup channel
- Command communication controller to enter READY state
- Command communication controller to start wakeup on the configured channel by writing SUCC1.CMD(3-0) = 0011
  - communication controller enters WAKEUP\_LISTEN
  - communication controller returns to READY state and signals status of wakeup attempt to host
- Wait predefined time to allow the other nodes to wakeup and configure themselves
- Coldstart node:
  - in dual channel cluster wait for WUP on the other channel
  - Reset Coldstart Inhibit flag CCSV.CSI by writing SUCC1.CMD(3-0) = 1001 (ALLOW\_COLDSTART command)
- Command communication controller to enter startup by writing SUCC1.CMD(3-0) = 0100 (RUN command)

Wakeup procedure triggered by the bus driver:

- Wakeup recognized by bus driver
- bus driver triggers power-up of host (if required)
- bus driver signals wakeup event to host
- Host configures its local communication controller
- If necessary host commands wakeup of second channel and waits predefined time to allow the other nodes to wakeup and configure themselves
- Host commands communication controller to enter STARTUP state by writing SUCC1.CMD(3-0) = 0100 (RUN command)


### 23.10.6.2 Wake Up Pattern (WUP)

The wake up pattern (WUP) is composed of at least two wakeup symbols (WUS). Wakeup symbol and wakeup pattern are configured by the PRT configuration registers 1,2.

- Single channel wakeup, wake up symbol may not be sent on both channels at the same time
- Wakeup symbol collision resilient for up to two sending nodes (two overlapping wakeup symbols still recognizable)

- Wakeup symbol must be configured identical in all nodes of a cluster
- Wakeup symbol transmit low time configured by PRTC2.TXL(5-0)
- Wakeup symbol idle time configured by PRTC2.TXI(7-0), used to listen for activity on the bus
- A wakeup pattern composed of at least two Tx-wakeup symbols needed for wakeup
- Number of repetitions configurable by PRTC1.RWP(5-0) (2 to 63 repetitions)
- Wakeup symbol receive window length configured by PRTC1.RXW(8-0)
- Wakeup symbol receive low time configured by PRTC2.RXL(5-0)
- Wakeup symbol receive idle time configured by PRTC2.RXI(5-0)

**Figure 23-16. Timing of Wake Up Pattern**



### 23.10.7 STARTUP State

The description below is intended to help configuring startup for the FlexRay module. A detailed description of the startup procedure can be found in the FlexRay protocol specification v2.1 Rev. A.

Any node entering STARTUP state that has coldstart capability should assure that both channels attached have been awakened before initiating coldstart.

It cannot be assumed that all nodes and stars need the same amount of time to become completely awake and to be configured. Since at least two nodes are necessary to start up the cluster communication, it is advisable to delay any potential startup attempt of the node having instigated the wakeup by the minimal amount of time it takes another coldstart node to become awake, to be configured and to enter startup. It may require several hundred milliseconds (depending on the hardware used) before all nodes and stars are completely awakened and configured.

Startup is performed on all channels synchronously. During startup, a node only transmits startup frames. Startup frames are both sync frames and null frames during startup.

A fault-tolerant, distributed startup strategy is specified for initial synchronization of all nodes. In general, a node may enter NORMAL\_ACTIVE state by:

- Coldstart path initiating the schedule synchronization (leading coldstart node)
- Coldstart path joining other coldstart nodes (following coldstart node)
- Integration path integrating into an existing communication schedule (all other nodes)

See also [Figure 23-17](#) for more information.

A coldstart attempt begins with the transmission of a collision avoidance symbol (CAS). Only a coldstart node that transmitted the CAS, transmits frames in the first four cycles after the CAS. It is then joined firstly by the other coldstart nodes and afterwards by all other nodes.

A coldstart node has bits SUCC1.TXST and SUCC1.TXSY set to 1. Message buffer 0 holds the key slot ID which defines the slot number where the startup frame is sent. The startup frame indicator bit is set in the frame header of the startup frame.


In clusters consisting of three or more nodes, at least three nodes shall be configured to be coldstart nodes. In clusters consisting of two nodes, both nodes must be coldstart nodes. At least two fault-free coldstart nodes are necessary for the cluster to startup.

Each startup frame must also be a sync frame; therefore each coldstart node will also be a sync node. The number of coldstart attempts is configured by SUCC1.CSA(4-0) in the SUC configuration register 1.

A non-coldstart node requires at least two startup frames from distinct nodes for integration. It may start integration before the coldstart nodes have finished their startup. It will not finish its startup until at least two coldstart nodes have finished their startup.

Both non-coldstart nodes and coldstart nodes start passive integration through the integration path as soon as they receive sync frames from which to derive the TDMA schedule information. During integration the node has to adapt its own clock to the global clock (rate and offset) and has to make its cycle time consistent with the global schedule observable at the network. Afterwards, these settings are checked for consistency with all available network nodes. The node can only leave the integration phase and actively participate in communication when these checks are passed.

**Figure 23-17. State Diagram Time-Triggered Startup**



### 23.10.7.1 Coldstart Inhibit Mode

In coldstart inhibit mode the node is prevented from initializing the TDMA communication schedule. If bit CCSV.CSI in the communication controller status vector register is set, the node is not allowed to initialize the cluster communication, i.e. entering the coldstart path is prohibited. The node is allowed to integrate to a running cluster or to transmit startup frames after another coldstart node starts the initialization of the cluster communication.

The coldstart inhibit bit CCSV.CSI is set whenever the POC enters READY state. The bit has to be cleared under control of the host by CHI command ALLOW\_COLDSTART (SUCC1.CMD(3-0) = 1001).

### 23.10.7.2 Startup Timeouts

The communication controller supplies two different  $\mu$ T timers supporting two timeout values, startup timeout and startup noise timeout. The two timers are started when the communication controller enters the COLDSTART\_LISTEN state. The expiration of either of these timers causes the node to leave the initial sensing phase (COLDSTART\_LISTEN state) with the intention of starting up communication.

---

**NOTE:** The startup and startup noise timers are identical with the wakeup and wakeup noise timers and use the same configuration values SUCC2.LT(20-0) and SUCC2.LTN(3-0) from the SUC configuration register 2.

---

#### Startup Timeout

The startup timeout limits the listen time used by a node to determine if there is already communication between other nodes or at least one coldstart node actively requesting the integration of others. The startup timer is configured by programming SUCC2.LT(20-0) in the SUC configuration register 2.

The startup timeout time can be calculated from the contents of SUCC2.LT(20-0) (Refer to the FlexRay Protocol Specification: pdListenTimeout)

The startup timer is restarted upon:

- Entering the COLDSTART\_LISTEN state
- Both channels reaching idle state while in COLDSTART\_LISTEN state

The startup timer is stopped:

- If communication channel activity is detected on one of the configured channels while the node is in the COLDSTART\_LISTEN state
- When the COLDSTART\_LISTEN state is left

Once the startup timeout expires, neither an overflow nor a cyclic restart of the timer is performed. The timer status is kept for further processing by the startup state machine.

#### Startup Noise Timeout

At the same time the startup timer is started for the first time (transition from STARTUP\_PREPARE state to COLDSTART\_LISTEN state), the startup noise timer is started. This additional timeout is used to improve reliability of the startup procedure in the presence of noise. The startup noise timer is configured by programming SUCC2.LTN(3-0) in the SUC configuration register 2.

The startup noise timeout time can be calculated as the product of SUCC2.LT(20-0) \* SUCC2.LTN(3-0) (Refer to the FlexRay Protocol Specification: pdListenTimeout • gListenNoise)

The startup noise timer is restarted upon:

- Entering the COLDSTART\_LISTEN state
- Reception of correctly decoded headers or CAS symbols while the node is in COLDSTART\_LISTEN state

The startup noise timer is stopped when the COLDSTART\_LISTEN state is left.

Once the startup noise timeout expires, neither an overflow nor a cyclic restart of the timer is performed. The status is kept for further processing by the startup state machine. Since the startup noise timer won't be restarted when random channel activity is sensed, this timeout defines the fall-back solution that guarantees that a node will try to start up the communication cluster even in the presence of noise.

### 23.10.7.3 Path of Leading Coldstart Node (Initiating Coldstart)

When a coldstart node enters COLDSTART\_LISTEN, it listens to its attached channels.

If no communication is detected, the node enters the COLDSTART\_COLLISION\_RESOLUTION state and commences a coldstart attempt. The initial transmission of a CAS symbol is succeeded by the first regular cycle. This cycle has the number zero.

From cycle zero on, the node transmits its startup frame. Since each coldstart node is allowed to perform a coldstart attempt, it may occur that several nodes simultaneously transmit the CAS symbol and enter the coldstart path. This situation is resolved during the first four cycles after CAS transmission.

As soon as a node that initiates a coldstart attempt receives a CAS symbol or a frame header during these four cycles, it re-enters the COLDSTART\_LISTEN state. Thereby, only one node remains in this path. In cycle four, other coldstart nodes begin to transmit their startup frames.

After four cycles in COLDSTART\_COLLISION\_RESOLUTION state, the node that initiated the coldstart enters the COLDSTART\_CONSISTENCY\_CHECK state. It collects all startup frames from cycle four and five and performs clock correction. If the clock correction does not deliver any errors and it has received at least one valid startup frame pair, the node leaves COLDSTART\_CONSISTENCY\_CHECK and enters NORMAL\_ACTIVE state.

The number of coldstart attempts that a node is allowed to perform is configured by SUCC1.CSA(4-0) in the SUC configuration register 1. The number of remaining coldstarts attempts can be read from CCSV.RCA(4-0) of communication controller status vector register. The number of remaining attempts is reduced by one for each attempted coldstart. A node may enter the COLDSTART\_LISTEN state only if this value is larger than one and it may enter the COLDSTART\_COLLISION\_RESOLUTION state only if this value is larger than zero. If the number of coldstart attempts is one, coldstart is inhibited but integration is still possible.

#### **23.10.7.4 Path of Following Coldstart Node (Responding to Leading Coldstart Node)**

When a coldstart node enters the COLDSTART\_LISTEN state, it tries to receive a valid pair of startup frames to derive its schedule and clock correction from the leading coldstart node.

As soon as a valid startup frame has been received, the INITIALIZE\_SCHEDULE state is entered. If the clock synchronization can successfully receive a matching second valid startup frame and derive a schedule from this, the INTEGRATION\_COLDSTART\_CHECK state is entered.

In INTEGRATION\_COLDSTART\_CHECK state, it is assured that the clock correction can be performed correctly and that the coldstart node from which this node has initialized its schedule is still available. The node collects all sync frames and performs clock correction in the following double-cycle. If clock correction does not signal any errors and if the node continues to receive sufficient frames from the same node it has integrated on, the COLDSTART\_JOIN state is entered.

In COLDSTART\_JOIN state, following coldstart nodes begin to transmit their own startup frames and continue to do so in subsequent cycles. Thereby, the leading coldstart node and the nodes joining it can check if their schedules agree with each other. If the clock correction signals any error, the node aborts the integration attempt. If a node in this state sees at least one valid startup frame during all even cycles in this state and at least one valid startup frame pair during all double cycles in this state, the node leaves COLDSTART\_JOIN state and enters NORMAL\_ACTIVE state. Thereby it leaves STARTUP at least one cycle after the node that initiated the coldstart.

#### **23.10.7.5 Path of Non-Coldstart Node**

When a non-coldstart node enters the INTEGRATION\_LISTEN state, it listens to its attached channels.

As soon as a valid startup frame has been received the INITIALIZE\_SCHEDULE state is entered. If the clock synchronization can successfully receive a matching second valid startup frame and derive a schedule from this, the INTEGRATION\_CONSISTENCY\_CHECK state is entered.

In INTEGRATION\_CONSISTENCY\_CHECK state it is verified that the clock correction can be performed correctly and that enough coldstart nodes (at least 2) send startup frames that agree with the nodes own schedule. Clock correction is activated, and if any errors are signaled, the integration attempt is aborted.

During the first even cycle in this state, either two valid startup frames or the startup frame of the node that this node has integrated on must be received; otherwise the node aborts the integration attempt.

During the first double-cycle in this state, either two valid startup frame pairs or the startup frame pair of the node that this node has integrated on must be received; otherwise the node aborts the integration attempt.

If after the first double-cycle less than two valid startup frames are received within an even cycle, or less than two valid startup frame pairs are received within a double-cycle, the startup attempt is aborted.

Nodes in this state need to see two valid startup frame pairs for two consecutive double-cycles each to be allowed to leave STARTUP and enter NORMAL\_OPERATION. Consequently, they leave startup at least one double-cycle after the node that initiated the coldstart and only at the end of a cycle with an odd cycle number.

### **23.10.8 NORMAL\_ACTIVE State**

As soon as the node that transmitted the first CAS symbol (resolving the potential access conflict and entering STARTUP through the coldstart path) and one additional node have entered the NORMAL\_ACTIVE state, the startup phase for the cluster has finished. In the NORMAL\_ACTIVE state, all configured messages are scheduled for transmission. This includes all data frames as well as the sync frames. Rate and offset measurement is started in all even cycles (even/odd cycle pairs required).

In NORMAL\_ACTIVE state the communication controller supports regular communication functions:

- The communication controller performs transmissions and reception on the FlexRay bus as configured
- Clock synchronization is running
- The host interface is operational

The communication controller exits from that state to:

- HALT state by writing SUCC1.CMD(3-0) = 0110 (HALT command, at the end of the current cycle)
- HALT state by writing SUCC1.CMD(3-0) = 0111 (FREEZE command, immediately)
- HALT state due to change of the error state from ACTIVE to COMM\_HALT
- NORMAL\_PASSIVE state due to change of the error state from ACTIVE to PASSIVE
- READY state by writing SUCC1.CMD(3-0) = 0010 (READY command)

### **23.10.9 NORMAL\_PASSIVE State**

NORMAL\_PASSIVE state is entered from NORMAL\_ACTIVE state when the error state changes from ACTIVE to PASSIVE.

In NORMAL\_PASSIVE state, the node is able to receive all frames (node is fully synchronized and performs clock synchronization). Contrary to the NORMAL\_ACTIVE state, the node does not actively participate in communication, i.e. neither symbols nor frames are transmitted.

In NORMAL\_PASSIVE state:

- The communication controller performs reception on the FlexRay bus
- The communication controller does not transmit any frames or symbols on the FlexRay bus
- Clock synchronization is running
- The host interface is operational

The communication controller exits from this state to

- HALT state by writing SUCC1.CMD(3-0) = 0110 (HALT command, at the end of the current cycle)
- HALT state by writing SUCC1.CMD(3-0) = 0111 (FREEZE command, immediately)
- HALT state due to change of the error state from PASSIVE to COMM\_HALT
- NORMAL\_ACTIVE state due to change of the error state from PASSIVE to ACTIVE. The transition takes place when CCEV.PTAC(4-0) equals SUCC1.PTA(4-0) - 1.
- To READY state by writing SUCC1.CMD(3-0) = 0010 (READY command)

### **23.10.10 HALT State**

In this state all communication (reception and transmission) is stopped.

The communication controller enters this state:

- By writing SUCC1.CMD(3-0) = 0110 (HALT command) while the communication controller is in NORMAL\_ACTIVE or NORMAL\_PASSIVE state

- By writing SUCC1.CMD(3-0) = 0111 (FREEZE command) from all states
- When exiting from NORMAL\_ACTIVE state because the clock correction failed counter reached the “maximum without clock correction fatal” limit and SUCC1.HCSE is set
- When exiting from NORMAL\_PASSIVE state because the clock correction failed counter reached the “maximum without clock correction fatal” limit and SUCC1.HCSE is set

The communication controller exits from this state to DEFAULT\_CONFIG state

- By writing SUCC1.CMD(3-0) = 0001 (CONFIG command)

When the communication controller transits from HALT state to DEFAULT\_CONFIG state all configuration and status data is maintained for analyzing purposes.

When the host writes SUCC1.CMD(3-0) = 0110 (HALT command), the communication controller sets bit CCSV.HRQ and enters HALT state at next end of cycle.

When the host writes SUCC1.CMD(3-0) = 0111 (FREEZE command), the communication controller enters HALT state immediately and sets the CCSV.FSI bit in the communication controller status vector register.

The POC state from which the transition to HALT state took place can be read from CCSV.PSL(5-0).

### 23.11 Network Management

The accrued network management (NM) vector is located in the Network Management Registers (NMV1/2/3). The communication controller performs a logical OR operation over all NM vectors out of all received valid NM frames with the Payload Preamble Indicator (PPI) bit set. Only a static frame may be configured to hold NM information. The communication controller updates the NM vector at the end of each cycle.

The length of the NM vector can be configured from 0 to 12 bytes by NEMC.NML(3-0). The NM vector length must be configured identically in all nodes of a cluster.

To configure a transmit buffer to send FlexRay frames with the PPI bit set, the PPIT bit in the header section of the corresponding transmit buffer has to be set WRHS1.PPIT. In addition the host has to write the NM information to the data section of the corresponding transmit buffer.

The evaluation of the NM vector has to be done by the application running on the host.

---

**NOTE:** In case a message buffer is configured for transmission / reception of network management frames, the payload length configured in header 2 of that message buffer should be equal or greater than the length of the NM vector configured by NEMC.NML(3-0). When the Communication Controller transits to HALT state, the cycle count is not incremented and therefore the NM vector is not updated. In this case NMV1/2/3 holds the value from the cycle before.

---

### 23.12 Filtering and Masking

Filtering is done by comparison of the configuration of assigned message buffers against current slot and cycle counter values and channel ID (channel A, B). A message buffer is only updated / transmitted if the required matches occur.

Filtering is done on:

- Slot counter
- Cycle counter
- Channel ID

The following filter combinations for acceptance / transmit filtering are allowed:

- Slot counter + Channel ID
- Slot counter + Cycle counter + Channel ID

All configured filters must match in order to store a received message in a message buffer.

---

**NOTE:** For the FIFO the acceptance filter is configured by the FIFO Rejection Filter and the FIFO Rejection Filter mask.

---

A message will be transmitted in the time slot corresponding to the configured frame ID on the configured channel(s). If cycle counter filtering is enabled the configured cycle filter value must also match.

### 23.12.1 Slot Counter Filtering

Every transmit and receive buffer contains a frame ID stored in the header section. This frame ID is compared against the current slot counter value in order to assign receive and transmit buffers to the corresponding slot.

If two or more message buffers are configured with the same frame ID and channel ID, and if they have a matching cycle counter filter value for the same slot, then the message buffer with the lowest message buffer number is used.

### 23.12.2 Cycle Counter Filtering

Cycle counter filtering is based on the notion of a cycle set. For filtering purposes, a match is detected if any one of the elements of the cycle set is matched. The cycle set is defined by the cycle code field in the header section 1 of each message buffer.

If message buffer 0 or 1 is configured to hold the startup / sync frame or the single slot frame by bits TXST, TXSY, and TSM of SUC Configuration Register 1, cycle counter filtering for message buffer 0 or 1 respectively shall be disabled.

---

**NOTE:** Sharing of a static time slot by cycle counter filtering between different nodes of a FlexRay network is not allowed.

---

The set of cycle numbers belonging to a cycle set is determined as described in [Table 23-6](#).

**Table 23-6. Definition of Cycle Set**

Cycle Code	Matching Cycle Counter Values		
0b000000x	All cycles		
0b000001c	Every second cycle	at (cycle count)mod2	= c
0b00001cc	Every fourth cycle	at (cycle count)mod4	= cc
0b0001ccc	Every eighth cycle	at (cycle count)mod8	= ccc
0b001cccc	Every sixteenth cycle	at (cycle count)mod16	= cccc
0b01cccccc	Every thirty-second cycle	at (cycle count)mod32	= ccccc
0b1ccccccc	Every sixty-fourth cycle	at (cycle count)mod64	= ccccccc

[Table 23-7](#) gives some examples for valid cycle sets to be used for cycle counter filtering.

**Table 23-7. Examples for Valid Cycle Sets**

Cycle Code	Matching Cycle Counter Values
0b0000011	1-3-5-7- .... -63 ↴
0b0000100	0-4-8-12- .... -60 ↴
0b0001110	6-14-22-30- .... -62 ↴
0b0011000	8-24-40-56 ↴
0b0100011	3-35 ↴
0b1001001	9 ↴

The received message is stored only if the cycle counter value of the cycle during which the message is received matches an element of the receive buffer's cycle set. Other filter criteria must also be met.

The content of a transmit buffer is transmitted on the configured channel(s) when an element of the cycle set matches the current cycle counter value. Other filter criteria must also be met.

### 23.12.3 Channel ID Filtering

There is a 2-bit channel filtering field (CHA, CHB) located in the header section of each message buffer in the message RAM. It serves as a filter for receive buffers, and as a control field for transmit buffers (see [Table 23-8](#)).

**Table 23-8. Channel Filtering Configuration**

		Transmit Buffer	Receive Buffer
CHA	CHB	Transmit frame	Store valid receive frame
1	1	On both channels (static segment only)	Received on channel A or B (store first semantically valid frame, static segment only)
1	0	On channel A	Received on channel A
0	1	On channel B	Received on channel B
0	0	No transmission	Ignore frame

The contents of a transmit buffer is transmitted on the channels specified in the channel filtering field when the slot counter filtering and cycle counter filtering criteria are also met. Only in static segment a transmit buffer may be set up for transmission on both channels (CHA and CHB set).

Valid received frames are stored if they are received on the channels specified in the channel filtering field when the slot counter filtering and cycle counter filtering criteria are also met. Only in static segment a receive buffer may be setup for reception on both channels (CHA and CHB set).

---

**NOTE:** If a message buffer is configured for the dynamic segment and both bits of the channel filtering field are set to 1, no frames are transmitted and received frames are ignored (same function as CHA = CHB = 0)

---

### 23.12.4 FIFO Filtering

For FIFO filtering there is one rejection filter and one rejection filter mask available. The FIFO filter consists of channel filter FRF.CH(1-0), frame ID filter FRF.FID(10-0), and cycle counter filter FRF.CYF(6-0). Registers FRF and FRFM can be configured in DEFAULT\_CONFIG or CONFIG state only. The filter configuration in the header section of message buffers belonging to the FIFO is ignored.

The 7-bit cycle counter filter determines the cycle set to which frame ID and channel rejection filter are applied. In cycles not belonging to the cycle set specified by FRF.CYF(6-0), all frames are rejected.

A valid received frame is stored in the FIFO if channel ID, frame ID, and cycle counter are not rejected by the configured rejection filter and rejection filter mask, and if there is no matching dedicated receive buffer.

## 23.13 Transmit Process

### 23.13.1 Static Segment

For the static segment, if there are several messages pending for transmission, the message with the frame ID corresponding to the next sending slot is selected for transmission.

The data section of transmit buffers assigned to the static segment can be updated until the end of the preceding time slot. This means that a transfer from the input buffer has to be started by writing to the Input Buffer Command Request Register latest at this time.

### 23.13.2 Dynamic Segment

In the dynamic segment, if several messages are pending, the message with the highest priority (lowest frame ID) is selected next. In the dynamic segment different slot counter sequences on channel A and channel B are possible (concurrent sending of different frame IDs on both channels).

The data section of transmit buffers assigned to the dynamic segment can be updated until the end of the preceding slot. This means that a transfer from the input buffer has to be started by writing to the Input Buffer Command Request Register latest at this time.

The start of latest transmit configured by MHDC.SLT(12-0) in the MHD configuration register 1 defines the maximum minslot value allowed before inhibiting new frame transmission in the dynamic segment of the current cycle.

### 23.13.3 Transmit Buffers

Communication Controller message buffers can be configured as transmit buffers by programming bit CFG in the header section of the corresponding message buffer to 1 in WRHS1.

There exist the following possibilities to assign a transmit buffer to the communication controller channels:

- Static segment:
  - channel A or channel B
  - channel A and channel B
- Dynamic segment:
  - channel A or channel B

Message buffer 0 or 1 is dedicated to hold the startup frame, the sync frame, or the designated single slot frame as configured by SUCC1.TXST, SUCC1.TXSY, and SUCC1.TSM in the SUC Configuration register 1. In this case it can be reconfigured in DEFAULT\_CONFIG or CONFIG state only. This ensures that any node transmits at most one startup / sync frame per communication cycle. Transmission of startup / sync frames from other message buffers is not possible.

All other message buffers configured for transmission in static or dynamic segment are reconfigurable during runtime depending on the configuration of MRC.SEC(1-0). Due to the organization of the data partition in the message RAM (reference by data pointer), reconfiguration of the configured payload length and the data pointer in the header section of a message buffer may lead to erroneous configurations.

If a message buffer is reconfigured (header section updated) during runtime, it may happen that this message buffer is not sent out in the currently active communication cycle.

The communication controller does not have the capability to calculate the header CRC. The host is supposed to provide the header CRCs for all transmit buffers. If network management is required the host has to set the PPIT bit in the header section of the corresponding message buffer to 1 and write the network management information to the data section of the message buffer.

The payload length field configures the data payload length in 2-byte words. If the configured payload length of a static transmit buffer is shorter than the payload length configured for the static segment by MHDC.SFDL(6-0) in the message handler configuration register 1, the communication controller generates padding bytes to ensure that frames have proper physical length. The padding pattern is logical zero.

---

**NOTE:** In case of an odd payload length (PLC=1,3,5,...) the application needs to write zeros to the last 16 bit of the message buffers data section to ensure that the padding pattern is all zero.

---

Each transmit buffer provides a transmission mode flag TXM that allows the host to configure the transmission mode for the transmit buffer. If this bit is set, the transmitter operates in the single-shot mode. If this bit is cleared, the transmitter operates in the continuous mode.

In single-shot mode the Communication Controller resets the corresponding TXR flag after transmission has completed after which the host may update the transmit buffer.

In continuous mode, the Communication Controller does not reset the corresponding transmission request flag TXR after successful transmission. In this case a frame is sent out each time the filter criteria match. The TXR flag can be reset by the Host by writing the corresponding message buffer number to the IBCR register while bit IBCM.STXRH is set to 0.

If two or more transmit buffers meet the filter criteria simultaneously, the transmit buffer with the lowest message buffer number will be transmitted in the corresponding slot.

### 23.13.4 Frame Transmission

The following steps are required to prepare a message buffer for transmission:

- Configure the transmit buffer in the Message RAM through WRHS1, WRHS2, and WRHS3
- Write the data section of the transmit buffer through WRDSn
- Transfer the configuration and message data from Input Buffer to the Message RAM by writing the number of the target message buffer to register IBCR
- If configured in the Input Buffer Command Mask (IBCM) register the Transmission request flag (TXR) for the corresponding message buffer will be set as soon as the transfer has completed, and the message buffer is ready for transmission.
- Check whether the message buffer has been transmitted by checking the TXR bits (TXR = 0) in the Transmission request 1,2,3,4 registers (single-shot mode only).

After transmission has completed, the corresponding TXR flag in the Transmission request 1,2,3,4 register is reset (single- shot mode), and, if bit MBI in the header section of the message buffer is set, flag SIR.TXI in the Status Interrupt register is set to 1. If enabled, an interrupt is generated.

### 23.13.5 Null Frame Transmission

If in static segment the host does not set the transmission request flag before transmit time, and if there is no other transmit buffer with matching filter criteria, the communication controller transmits a null frame with the null frame indication bit set and the payload data set to zero.

In the following cases the communication controller transmits a null frame:

- If the message buffer with the lowest message buffer number matching the filter criteria does not have its transmission request flag set (TXR = 0).
- No transmit buffer configured for the slot has a cycle counter filter that matches the current cycle. In this case, no message buffer status MBS is updated.

Null frames are not transmitted in the dynamic segment.

## 23.14 Receive Process

### 23.14.1 Dedicated Receive Buffers

A portion of the Communication Controller message buffers can be configured as dedicated receive buffers by programming bit CFG in the header section of the corresponding message buffer to 0. This can be done through the Write Header Section 1 register.

The following possibilities exist to assign a receive buffer to the Communication Controller channels:

- Static segment:
  - channel A or channel B
  - channel A and channel B (the communication controller stores the first semantically valid frame)
- Dynamic segment:
  - channel A or channel B

The communication controller transfers payload data of valid received messages from the shift registers of the FlexRay protocol controller (channel A or B) to the receive buffer with the matching filter configuration. A receive buffer stores all frame elements except the frame CRC.

All message buffers configured for reception in static or dynamic segment are reconfigurable during runtime depending on the configuration of MRC.SEC(1-0) of the Message RAM Configuration register. If a message buffer is reconfigured (header section updated) during runtime it may happen that in the currently active communication cycle a received message is lost.

If two or more receive buffers meet the filter criteria simultaneously, the receive buffer with the lowest message buffer number is updated with the received message.

### 23.14.2 Frame Reception

The following steps are required to prepare a dedicated message buffer for reception:

- Configure the receive buffer in the Message RAM through WRHS1, WRHS2, and WRHS3
- Transfer the configuration from input buffer to the message RAM by writing the number of the target message buffer to the Input Buffer Command Request (IBCR) register.

Once these steps are performed, the message buffer functions as an active receive buffer and participates in the internal acceptance filtering process, which takes place every time the communication controller receives a message. The first matching receive buffer is updated from the received message.

If a valid payload segment was stored in the data section of a message buffer, the corresponding ND flag in the NDAT1,2,3,4 registers is set, and, if bit MBI in the header section of that message buffer is set, flag SIR.RXI in the Status Interrupt Register is set to 1. If enabled, an interrupt is generated.

In case that bit ND was already set when the Message Handler updates the message buffer, bit MBS.MLST of the corresponding message buffer is set and the unprocessed message data is lost.

If no frame, a null frame, or a corrupted frame is received in a slot, the data section of the message buffer configured for this slot is not updated. In this case only the flags in the corresponding message buffer status (MBS) is updated.

When the Message Handler changes the message buffer status MBS in the header section of a message buffer, the corresponding MBC flag in the Message Buffer Status Changed 1,2,3 or 4 register is set, and if bit MBI in the header section of that message buffer is set, flag SIR.MBSI in the Status Interrupt Register is set to 1. If enabled an interrupt is generated.

If the payload length of a received frame PLR(6-0) is longer than the value programmed by PLC(6-0) in the header section of the corresponding message buffer, the data field stored in the message buffer is truncated to that length.

---

**NOTE:** The ND and MBS flags are automatically cleared by the message handler when the payload data and the header of a received message have been transferred to the output buffer, respectively.

---

### 23.14.3 Null Frame Reception

The payload segment of a received null frame is not copied into the matching dedicated receive buffer. If a null frame has been received, only the message buffer status MBS of the matching message buffer is updated from the received null frame. All bits in header 2 and 3 of the matching message buffer remain unchanged. They are updated from received data frames only.

## 23.15 FIFO Function

### 23.15.1 Description

A group of the message buffers can be configured as a cyclic First-In-First-Out (FIFO) buffer. The group of message buffers belonging to the FIFO is contiguous in the register map starting with the message buffer referenced by MRC.FFB(7-0) and ending with the message buffer referenced by MRC.LCB(7-0) in the message RAM configuration register. Up to 128 message buffers can be assigned to the FIFO.

Every valid incoming message not matching with any dedicated receive buffer but passing the programmable FIFO filter is stored into the FIFO. In this case frame ID, payload length, receive cycle count, and the message buffer status MBS of the addressed FIFO message buffer are overwritten with frame ID, payload length, receive cycle count, and the status from the received frame. Bit SIR.RFNE in the status interrupt register shows that the FIFO is not empty, bit SIR.RFCL is set when the receive FIFO fill level FSR.RFFL(7-0) is equal or greater than the critical level as configured by FCL.CL(7-0), bit EIR.RFO shows that a FIFO overrun has been detected. If enabled, interrupts are generated.

If null frames are not rejected by the FIFO rejection filter, the null frames will be treated like data frames when they are stored into the FIFO.

There are two index registers associated with the FIFO. The PUT Index register (PIDX) is an index to the next available location in the FIFO. When a new message has been received it is written into the message buffer addressed by the PIDX register. The PIDX register is then incremented and addresses the next available message buffer. If the PIDX register is incremented past the highest numbered message buffer of the FIFO, the PIDX register is loaded with the number of the first (lowest numbered) message buffer in the FIFO chain. The GET Index register (GIDX) is used to address the next message buffer of the FIFO to be read. The GIDX register is incremented after transfer of the contents of a message buffer belonging to the FIFO to the output buffer. The PUT Index register and the GET Index register are not memory mapped and are not accessible by the host CPU.


The FIFO is completely filled when the PUT index (PIDX) reaches the value of the GET index (GIDX). When the next message is written to the FIFO before the oldest message has been read, both PUT index and GET index are incremented and the new message overwrites the oldest message in the FIFO. This will set FIFO overrun flag EIR.RFO in the error interrupt register.

A FIFO not empty status is detected when the PUT index (PIDX) differs from the GET index (GIDX). In this case flag SIR.RFNE is set. This indicates that there is at least one received message in the FIFO. The FIFO empty, FIFO not empty, and the FIFO overrun states are explained in [Figure 23-18](#) for a three message buffer FIFO.

The programmable FIFO Rejection Filter register (FRF) defines a filter pattern for messages to be rejected. The FIFO rejection filter consists of channel filter, frame ID filter, and cycle counter filter. If bit FRF.RSS is set to 1 (default), all messages received in the static segment are rejected by the FIFO. If bit FRF.RNF is set to 1 (default), received null frames are not stored in the FIFO.

The FIFO Rejection Filter mask register (FRFM) specifies which bits of the frame ID filter in the FIFO Rejection Filter register are marked don't care for rejection filtering.

**Figure 23-18. FIFO Status: Empty, Not Empty, and Overrun**



### 23.15.2 Configuration of the FIFO

(Re)configuration of message buffers belonging to the FIFO is only possible when the Communication Controller is in DEFAULT\_CONFIG or CONFIG state. While the Communication Controller is in DEFAULT\_CONFIG or CONFIG state, the FIFO function is not available.

For all message buffers belonging to the FIFO should have the same payload length configured in WRHS2.PLC(6-0) of the Write Header Section 2 register. The data pointer to the first 32-bit word in the data section of the corresponding message buffer has to be configured by WRHS3.DP(10-0).

All information required for acceptance filtering is taken from the FIFO rejection filter and the FIFO rejection filter mask. With the exception of DP and PLC, the values configured in the header sections of the message buffers belonging to the FIFO are irrelevant.

---

**NOTE:** It is recommended to program the MBI bits of the message buffers belonging to the FIFO to 0 by WRHS1.MBI to avoid RX interrupts to be generated.

If the payload length of a received frame is longer than the value programmed by WRHS2.PLC(6-0) in the header section of the corresponding message buffer, the data field stored in a message buffer of the FIFO is truncated to that length.

---

### 23.15.3 Access to the FIFO

For FIFO access outside DEFAULT\_CONFIG and CONFIG state, the Host has to trigger a transfer from the Message RAM to the Output Buffer by writing the number of the first message buffer of the FIFO (referenced by MRC.FFB(7-0)) to the Output Buffer Command Request (OBCR) register. The message handler then transfers the message buffer addressed by the GET Index register (GIDX) to the output buffer. After this transfer the GET Index register (GIDX) is incremented.

## 23.16 Message Handling

The message handler controls data transfers between the input / output buffer and the message RAM and between the message RAM and the two transient buffer RAMs. All accesses to the internal RAMs are 32 bit accesses.

Access to the message buffers stored in the message RAM is done under control of the message handler state machine. This avoids conflicts between accesses of the two protocol controllers and the host CPU to the message RAM.

Frame IDs of message buffers assigned to the static segment have to be in the range from 1 to GTU7.NSS(9-0) as configured in the GTU configuration register 7. Frame IDs of message buffers assigned to the dynamic segment have to be in the range from GTU7.NSS(9-0) + 1 to 2047.

Received messages with no matching dedicated receive buffer (static or dynamic segment) are stored in the receive FIFO (if configured) if they pass the FIFO rejection filter.

### 23.16.1 Reconfiguration of Message Buffers

In case that an application needs to operate with more than 128 different messages, static and dynamic message buffers may be reconfigured during FlexRay operation. This is done by updating the header section of the corresponding message buffer through Input Buffer registers WRHS1,2,3.

Reconfiguration has to be enabled through control bits MRC.SEC(1-0) in the Message RAM Configuration register.

If a message buffer has not been transmitted / updated from a received frame before reconfiguration starts, the corresponding message is lost.

The point in time when a reconfigured message buffer is ready for transmission / reception according to the reconfigured frame ID depends on the current state of the slot counter when the update of the header section has completed. Therefore it may happen that a reconfigured message buffer is not transmitted / updated from a received frame in the cycle where it was reconfigured.

The Message RAM is scanned according to [Table 23-9](#) below:

**Table 23-9. Scan of Message RAM**

Start of Scan in Slot	Scan for Slots
1	2...15, 1 (next cycle)
8	16...23, 1 (next cycle)
16	24...31, 1 (next cycle)
24	32...39, 1 (next cycle)
....	...

A Message RAM scan is terminated with the start of NIT irrespective of its completion. The scan of the Message RAM for slots 2 to 15 starts at the beginning of slot 1 of the current cycle. The scan of the Message RAM for slot 1 is done in the cycle before by checking in parallel to each scan of the Message RAM whether there is a message buffer configured for slot 1 of the next cycle.

The number of the first dynamic message buffer is configured by MRC.FDB(7-0) in the Message RAM Configuration register. In case a Message RAM scan starts while the Communication Controller is in dynamic segment, the scan starts with the message buffer number configured by MRC.FDB(7-0).

In case a message buffer needs to be reconfigured to be used in slot 1 of the next cycle, the following has to be considered:

- If the message buffer to be reconfigured for slot 1 is part of the Static Buffers, it will only be found if it is reconfigured before the last Message RAM scan in the static segment of the current cycle evaluates this message buffer.
- If the message buffer to be reconfigured for slot 1 is part of the Static + Dynamic Buffers, it will be found if it is reconfigured before the last Message RAM scan in the current cycle evaluates this message buffer.
- The start of NIT terminates the Message RAM scan. In case the Message RAM scan has not evaluated the reconfigured message buffer until this point in time, the message buffer will not be considered for the next cycle.

---

**NOTE:** Reconfiguration of message buffers may lead to the loss of messages and therefore has to be used very carefully. In worst case (reconfiguration in consecutive cycles) it may happen that a message buffer is never transmitted / updated from a received frame.

---


### 23.16.2 Host Access to Message RAM

The message transfer between input buffer and message RAM as well as between message RAM and output buffer is triggered by the host CPU by writing the number of the target / source message buffer to be accessed to the input or output buffer command request register (IBCR/OBCR).

The input / output buffer command mask registers can be used to write / read header and data section of the selected message buffer separately.

If bit IBCM.STXR in the input buffer command mask register is set (STXR = 1), the transmission request flag TXR of the selected message buffer is automatically set after the message buffer has been updated. If bit IBCM.STXR in the input buffer command mask register is reset (STXR = 0), the transmission request flag TXR of the selected message buffer is reset. This can be used to stop transmission from message buffers operated in continuous mode.



Input buffer (IBF) and the output buffer (OBF) are built up as a double buffer structure. One half of this double buffer structure is accessible by the host CPU (IBF host / OBF host), while the other half (IBF shadow / OBF shadow) is accessed by the message handler for data transfers between IBF / OBF and message RAM.

**Figure 23-19. Host Access to Message RAM**


#### 23.16.2.1 Data Transfer from Input Buffer to Message RAM

To configure / update a message buffer in the message RAM, the host has to write the data to WRDSn and the header to WRHS1...3. The specific action is selected by configuring the input buffer command mask IBCM.

When the host writes the number of the target message buffer in the message RAM to IBCR.IBRH(6-0) in the input buffer command request register IBCR, IBF host and IBF shadow are swapped (see [Figure 23-20](#)).

**Figure 23-20. Double Buffer Structure Input Buffer**

**Figure 23-21. Swapping of IBCM and IBCR Bits**


With this write operation the IBCR.IBSYS bit in the input buffer command request register is set to 1. The message handler then starts to transfer the contents of IBF shadow to the message buffer in the message RAM selected by IBCR.IBRS(6-0).

While the message handler transfers the data from IBF shadow to the target message buffer in the message RAM, the host may write the next message to IBF host. After the transfer between IBF shadow and the message RAM has completed, the IBCR.IBSYS bit is set back to 0 and the next transfer to the message RAM may be started by the host by writing the corresponding target message buffer number to IBCR.IBRH(6-0) in the input buffer command request register.

If a write access to IBCR.IBRH(6-0) occurs while IBCR.IBSYS is 1, IBCR.IBSYH is set to 1. After completion of the ongoing data transfer from IBF shadow to the message RAM, IBF host and IBF shadow are swapped, IBCR.IBSYH is reset to 0, IBCR.IBSYS remains set to 1, and the next transfer to the message RAM is started. In addition the message buffer numbers stored under IBCR.IBRH(6-0) and IBCR.IBRS(6-0) and the command mask flags are also swapped.

Example of a 8/16/32-bit host access sequence:

- Configure / update n-th message buffer through IBF
- Wait until IBCR.IBSYH is reset
- Write data section to WRDSn
- Write header section to WRHS1,2,3
- Write command mask: write IBCM.STXRH, IBCM.LHSH, IBCM.LDSH
- Demand data transfer to target message buffer: write IBCR.IBRH(6-0)

Configure / update further message buffer through IBF in the same way.

**NOTE:** Any write access to IBF while IBCR.IBSYH is 1 will set error flag EIR.IIBA in the Error Interrupt Register to 1. In this case the write access has no effect.

**Table 23-10. Assignment of Input Buffer Command Mask Bits**

Position	Access	Bit	Function
18	r	STXRS	Set Transmission Request shadow ongoing or finished
17	r	LDSS	Load Data Section shadow ongoing or finished
16	r	LHSS	Load Header Section shadow ongoing or finished
2	r/w	STXRH	Set Transmission Request Host
1	r/w	LDSH	Load Data Section Host
0	r/w	LHSH	Load Header Section Host


**Table 23-11. Assignment of Input Buffer Command Request bits**

Pos.	Access	Bit	Function
31	r	IBSYS	IBF Busy Shadow, signals ongoing transfer from IBF shadow to message RAM
22...16	r	IBRS(6-0)	IBF Request Shadow, number of message buffer currently / last updated
15	r	IBSYH	IBF Busy Host, transfer request pending for message buffer referenced by IBRH(6-0)
6...0	r/w	IBRH(6-0)	IBF Request Host, number of message buffer to be updated next

### 23.16.2.2 Data Transfer from Message RAM to Output Buffer

To read out a message buffer from the message RAM, the host has to write to the output buffer command mask and command request register to trigger the data transfer. After a transfer has completed the host can read the transferred data from the RDDSn, RDHS1,2,3, and MBS.

**Figure 23-22. Double Buffer Structure Output Buffer**




OBF host and OBF shadow as well as bits OBCM.RHSS, OBCM.RDSS, OBCM.RHSH, OBCM.RDSH from the output buffer command mask register and bits OBCM.OBRS(6-0), OBCM.OBRH(6-0) from the output buffer command request register are swapped under control of bits OBCR.VIEW and OBCR.REQ from the output buffer command request register.

Writing bit OBCR.REQ in the output buffer command request register to 1 copies bits OBCM.RHSS, OBCM.RDSS from the output buffer command mask register and bits OBCR.OBRS(6-0) from the output buffer command request register to an internal storage (see [Figure 23-23](#)).

After setting OBCR.REQ to 1, OBCR.OBSYS is set to 1, and the transfer of the message buffer selected by OBCR.OBRS(6-0) from the message RAM to OBF shadow is started. After the transfer between the message RAM and OBF shadow has completed, the OBCR.OBSYS bit is set back to 0. Bits OBCR.REQ and OBCR.VIEW can only be set to 1 while OBCR.OBSYS is 0.

**Figure 23-23. Swapping of OBCM and OBCR Bits**



OBF host and OBF shadow are swapped by setting bit OBCR.VIEW in the output buffer command request register to 1 while bit OBCR.OBSYS is 0 (see [Figure 23-22](#)).

In addition bits OBCR.OBRH(6-0) are swapped with the output buffer command request registers internal storage and bits OBCM.RSH, OBCM.RDSH are swapped with the output buffer command mask registers internal storage thus assuring that the message buffer number stored in OBCR.OBRH(6-0) and the mask configuration stored in OBCM.RSH, OBCM.RDSH matches the transferred data stored in OBF host (see [Figure 23-23](#)).

Now the host can read the transferred message buffer from OBF host while the message handler may transfer the next message from the message RAM to OBF shadow.

---

**NOTE:** If bits REQ and VIEW are set to 1 with the same write access while OBSYS is 0, OBSYS is automatically set to 1 and OBF shadow and OBF host are swapped. Additionally mask bits OBCM.RDSH and OBCM.RSH are swapped with the registers internal storage to keep them attached to the corresponding Output Buffer transfer. Afterwards OBRS (6-0) is copied to the register internal storage, mask bits OBCM.RDSS and OBCM.RHSS are copied to register OBCM internal storage, and the transfer of the selected message buffer from the Message RAM to OBF shadow is started. While the transfer is ongoing the Host can read the message buffer transferred by the previous transfer from OBF Host. When the current transfer between Message RAM and OBF shadow has completed, this is signaled by setting OBSYS back to 0.

---

#### Example of an 8/16/32-bit host access to a single message buffer:

If a single message buffer has to be read out, two separate write accesses to OBCR.REQ and OBCR.VIEW are necessary:

- Wait until OBCR.OBSYS is reset
- Write Output Buffer Command Mask OBCM.RHSS, OBCM.RDSS
- Request transfer of message buffer to OBF Shadow by writing OBCR.OBRS(6-0) and OBCR.REQ (in case of an 8-bit Host interface, OBCR.OBRS(6-0) has to be written before OBCR.REQ).
- Wait until OBCR.OBSYS is reset
- Toggle OBF Shadow and OBF Host by writing OBCR.VIEW = 1
- Read out transferred message buffer by reading RDDSn, RDHS1,2,3, and MBS

### Example of an 8/16/32-bit host access sequence:

Request transfer of 1st message buffer to OBF shadow

- Wait until OBCR.OBSYS is reset
- Write Output Buffer Command Mask OBCM.RHSS, OBCM.RDSS for 1st message buffer
- Request transfer of 1st message buffer to OBF Shadow by writing OBCR.OBRS(6-0) and OBCR.REQ (in case of an 8-bit Host interface, OBCR.OBRS(6-0) has to be written before OBCR.REQ).

Toggle OBF Shadow and OBF Host to read out 1st transferred message buffer and request transfer of 2nd message buffer:

Request transfer of 2nd message buffer to OBF shadow, read out 1st message buffer from OBF host

- Wait until OBCR.OBSYS is reset
- Write Output Buffer Command Mask OBCM.RHSS, OBCM.RDSS for 2nd message buffer
- Toggle OBF Shadow and OBF Host and start transfer of 2nd message buffer to OBF Shadow simultaneously by writing OBCR.OBRS(6-0) of 2nd message buffer, OBCR.REQ, and OBCR.VIEW (in case of an 8-bit Host interface, OBCR.OBRS(6-0) has to be written before OBCR.REQ and OBCR.VIEW).
- Read out 1st transferred message buffer by reading RDDSn, RDHS13, and MBS

For further transfers continue the same way.

Demand access to last requested message buffer without request of another message buffer:

- Wait until OBCR.OBSYS is reset
- Demand access to last transferred message buffer by writing OBCR.VIEW
- Read out last transferred message buffer by reading RDDSn, RDHS1,2,3, and MBS

**Table 23-12. Assignment of Output Buffer Command Mask Bits**

Position	Access	Bit	Function
17	r	RDSH	Read Data Section Host access
16	r	RHSH	Read Header Section Host access
1	r/w	RDSS	Read Data Section Shadow
0	r/w	RHSS	Read Header Section Shadow

**Table 23-13. Assignment of Output Buffer Command Request Bits**

Position	Access	Bit	Function
22...16	r	OBRH(6-0)	OBF Request Host, number of message buffer available for host access
15	r	OBSYS	OBF Busy Shadow, signals ongoing transfer from message RAM to OBF Shadow
9	r/w	REQ	Request Transfer from message RAM to OBF Shadow
8	r/w	VIEW	View OBF Shadow, swap OBF Shadow and OBF Host
6...0	r/w	OBRS(6-0)	OBF Request Shadow, number of message buffer for next request

### 23.16.3 FlexRay Protocol Controller Access to Message RAM


The two transient buffer RAMs (TBF A,B) are used to buffer the data for transfer between the two FlexRay channel protocol controllers and the message RAM.

Each transient buffer RAM is built up as a double buffer, able to store two complete FlexRay messages. There is always one buffer assigned to the corresponding protocol controller while the other one is accessible by the message handler.

If e.g. the message handler writes the next message to be sent to transient buffer Tx, the FlexRay Channel protocol controller can access transient buffer Rx to store the message it is currently receiving. During transmission of the message stored in transient buffer Tx, the message handler transfers the last received message stored in transient buffer Rx to the message RAM (if it passes acceptance filtering) and updates the corresponding message buffer.

Data transfers between the transient buffer RAMs and the shift registers of the FlexRay channel protocol controllers are done in words of 32 bit. This enables the use of a 32 bit shift register independent of the length of the FlexRay messages.

**Figure 23-24. Access to Transient Buffer RAMs**



## 23.17 Module RAMs

The FlexRay module contains the following RAM portions:

- Message RAM
- Transient Buffer RAM Channel A (TBF A)
- Transient Buffer RAM Channel B (TBF B)
- Input Buffer (IBF)
- Input Buffer Shadow (IBFS)
- Output Buffer (OBF)
- Output Buffer Shadow (OBFS)
- Transfer Configuration RAM (TCR)

All RAMs except the TCR are part of the Communication Controller core.


### 23.17.1 Message RAM

To avoid conflicts between host access to the message RAM and FlexRay message reception / transmission, the host CPU cannot directly access the message buffers in the message RAM. These accesses are handled through the input and output buffers. The message RAM is able to store up to 128 message buffers depending on the configured payload length.

The message RAM has a structure as shown in [Figure 23-25](#).

The data partition is allowed to start at Message RAM word number: (MRC.LCB + 1) • 4

**Figure 23-25. Configuration Example of Message Buffers in the Message RAM**



### Header Partition

Stores header segments of FlexRay frames:

- Supports a maximum of 128 message buffers
- Each message buffer has a header of four 32 bit words
- Header 3 of each message buffer holds the 11-bit data pointer to the corresponding data section in the data partition

### Data Partition

Flexible storage of data sections with different length. Some maximum values are:

- 30 message buffers with 254 byte data section each
- Or 56 message buffers with 128 byte data section each
- Or 128 message buffers with 48 byte data section each

**Restriction:** header partition + data partition may not occupy more than 2048 x 32 bit words.

#### 23.17.1.1 Header Partition

The elements used for configuration of a message buffer as well as the current message buffer status are stored in the header partition of the message RAM as listed in [Figure 23-26](#) below. Configuration of the header sections of the message buffers is done through IBF (Write Header Section 1,2,3). Read access to the header sections is done through OBF (read header section 1,2,3 + message buffer status). The data pointer has to be calculated by the programmer to define the starting point of the data section for the corresponding message buffer in the data partition of the message RAM. The data pointer should not be modified during runtime. For message buffers belonging to the receive FIFO (re)configuration should be done in DEFAULT\_CONFIG or CONFIG state only.

The header section of each message buffer occupies four 32 bit words in the header partition of the message RAM. The header of message buffer 0 starts with the first word in the message RAM.

For transmit buffers the Header CRC has to be calculated by the host CPU.

Payload length received (PLR(6-0)), receive cycle count (RCC(5-0)), Received on Channel Indication (RCI), Startup Frame Indication bit (SFI), sync bit (SYN), null frame indication bit (NFI), payload preamble indication bit (PPI), and reserved bit (RES) are only updated from received valid data frames only.

Header word 3 of each configured message buffer holds the corresponding message buffer status MBS.

**Figure 23-26. Header Section of Message Buffer in Message RAM**

Bit Word	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
0			M B I	T X M	P I T	C F G	C H B	C H A		Cycle Code															Frame ID															
1			Payload Length Received										Payload Length Configured										Tx Buffer: Header CRC Configured Rx Buffer: Header CRC Received																	
2			R E S	P I	N I	S Y	S F	R C			Receive Cycle Count														Data Pointer															
3			R E S	P I	N I	S Y	S F	R C			Cycle Count Status										F T B	F T A	M L S B T	E S A I O	E S C I O	T T C C V	T T C C V	S S C C V	S S C C V	S S C C V	V F F E E	V F F E E	V F F E E	V F F E E	V F F E E	V F F E E				
:			:																																					
:			:																																					

 Frame Configuration

 Filter Configuration

 Message Buffer Control

 Message RAM Configuration

 Updated from received Frame

 Message Buffer Status

 unused

### Header 1 (Word 0)

Write access through WRHS1, read access through RDHS1:

- Frame ID- Slot counter filtering configuration
- Cycle Code- Cycle counter filtering configuration
- CHA, CHB- Channel filtering configuration
- CFG- Message buffer configuration: receive / transmit
- PPIT- Payload Preamble Indicator Transmit
- TXM- Transmit mode configuration: single-shot / continuous
- MBI- Message buffer receive / transmit interrupt enable

### Header 2 (Word 1)

Write access through WRHS2, read access through RDHS2:

- Header CRC Transmit Buffer: Configured by the host (calculated from frame header)
  - Receive Buffer: Updated from received frame
- Payload Length Configured: Length of data section (2-byte words) as configured by the host
- Payload Length Received: Length of payload segment (2-byte words) stored from received frame

### Header 3 (Word 2)

Write access through WRHS3, read access through RDHS3:

- Data Pointer- Pointer to the beginning of the corresponding data section in the data partition

Read access through RDHS3, valid for receive buffers only, updated from received frames:

- Receive Cycle Count - Cycle count from received frame
- RCI- Received on Channel Indicator
- SFI- Startup Frame Indicator
- SYN- Sync Frame Indicator
- NFI- Null Frame Indicator
- PPI- Payload Preamble Indicator
- RES- REserved bit

### Message Buffer Status MBS (Word 3)

Read access through MBS, updated by the communication controller at the end of the configured slot.

- VFRA- Valid Frame received on channel A
- VFRB- Valid Frame received on channel B
- SEOA- Syntax Error Observed on channel A
- SEOB- Syntax Error Observed on channel B
- CEOA- Content Error Observed on channel A
- CEOB- Content Error Observed on channel B
- SVOA- Slot Boundary Violation Observed on channel A
- SVOB- Slot Boundary Violation Observed on channel B
- TCIA- Transmission Conflict Indication channel A
- TCIB- Transmission Conflict Indication channel B
- ESA- Empty Slot Channel A
- ESB- Empty Slot Channel B
- MLST- Message Lost
- FTA- Frame Transmitted on Channel A
- FTB- Frame Transmitted on Channel B
- Cycle Count Status- Current cycle count when status was updated
- RCIS- Received on Channel Indicator Status
- SFIS- Startup Frame Indication Status
- SYNS- Sync Frame Indicator Status
- NFIS- Null Frame Indicator Status
- PPIS- Payload Preamble Indicator Status
- RESS- Reserved Bit Status

#### 23.17.1.2 Data Partition

The data partition of the message RAM stores the data sections of the message buffers configured for reception / transmission as defined in the header partition. The number of data bytes for each message buffer can vary from 0 to 254. In order to optimize the data transfer between the shift registers of the two FlexRay protocol controllers and the message RAM as well as between the host interface and the message RAM, the physical width of the message RAM is word wise (4 bytes).

The data partition starts right after the last word of the header partition. When configuring the message buffers in the message RAM the programmer has to assure that the data pointers point to addresses within the data partition.

[Figure 23-27](#) below shows an example how the payload of the configured message buffers can be stored in the data partition of the message RAM. Message buffers 0 to 2 are static buffers with a payload of 3, whereas message buffers 3 to n are dynamic buffers with variable payload.

The beginning of a message buffer's data section is determined by the data pointer and the payload length configured in the message buffer's header section. This enables a flexible usage of the available RAM space for storage of message buffers with different data lengths.

The storage of the payload data is word aligned. If the size of a message buffer payload is an odd number of 2-byte words, the remaining 16 bits in the last 32-bit word are unused (see [Figure 23-27](#)).

**Figure 23-27. Example Structure of Data Partition in Message RAM**


Bit / Word	3 1	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	9 8	8 7	7 6	6 5	5 4	4 3	3 2	2 1	0 0
:	MB0 Data3						MB0 Data2						MB0 Data1						MB0 Data0												
:	unused						unused						MB0 Data5						MB0 Data4												
:	MB1 Data3						MB1 Data2						MB1 Data1						MB1 Data0												
:	unused						unused						MB1 Data5						MB1 Data4												
:	MB2 Data3						MB2 Data2						MB2 Data1						MB2 Data0												
:	unused						unused						MB2 Data5						MB2 Data4												
:	MB3 Data3						MB3 Data2						MB3 Data1						MB3 Data0												
:	0						0						0						0												
:	MB3 Data(k)						MB3 Data(k-1)						MB3 Data(k-2)						MB3 Data(k-3)												
:	MBn Data3						MBn Data2						MBn Data1						MBn Data0												
:	0						0						0						0												
:	0						0						0						0												
:	MBn Data(m)						MBn Data(m-1)						MBn Data(m-2)						MBn Data(m-3)												
:	unused						unused						unused						unused												
:	unused						unused						unused						unused												
2046	unused						unused						unused						unused												
2047	unused						unused						unused						unused												

### 23.17.2 Parity Check

In order to assure the integrity of the data stored in the different RAM blocks of the module (message RAM, 2 transient buffer RAMs, 2 input buffer RAMs, 2 output buffer RAMs, Transfer Configuration RAM), the FlexRay module RAMs are parity protected.

The RAM blocks are parity protected and the parity protection cannot be disabled. Only the Transfer Configuration RAM has the exceptional functionality that parity protection can either be switched on or off by writing a 4 bit key to the dedicated parity lock bits (PEL(3-0)) in the Global Control Register (GCS/R) of the Transfer Unit register frame. By default the parity protection of the TCR is switched off.

The following [Figure 23-28](#) shows the structure of the parity concerning enabling/disabling and error indication.

**Figure 23-28. Parity Structure**


**NOTE:** For the seven RAM blocks of the Communication Controller portion (message RAM, 2 transient buffer RAMs, 2 input buffer RAMs and 2 output buffer RAMs) parity protection is switched on, which can be selected by the parity lock bits (PEL(3-0)). Parity protection cannot be switched off completely. For the TCR of the Transfer Unit actually the parity error generation will be switched on and off by the parity lock bits, the parity generation itself remains always on.


The following sections describe the protection for the Communication Controller related RAM blocks.

All the RAM blocks have a parity generator and a parity checker attached as shown in [Figure 23-29](#). When data is written to a RAM block, the local parity generator generates the corresponding parity information.

The parity is checked each time a data word is read from any of the RAM blocks. The module internal data buses have a width of 32 bits. If a parity error is detected, the PERR error flag is set in the error interrupt register (EIR). Additionally a parity error interrupt can be generated, if enabled by the PERRE bit in the error interrupt enable register (EIES/R). The faulty message buffer number together with the information of the failing RAM can be read from the message handler status (MHDS) register.

[Figure 23-29](#) shows the data paths between the RAM blocks and the parity generators / checkers.

Figure 23-29. Parity Generation and Check



**NOTE:** The parity generator and parity checker are not part of the RAM blocks, but of the RAM access logic.

For parity generation, the FlexRay module uses an even parity (with an even number of ones in the 32-bit data word a zero parity bit is generated).

When a parity error has been detected the following actions will be performed:

In all cases

- The corresponding error flag in the message handler status (MHDS) register is set and the faulty message buffer is indicated.
- The error flag EIR.PERR in the error interrupt register is set, and if enabled, a module interrupt to the CPU will be generated.

Additionally in specific cases of parity errors

1. Parity error during data transfer from input buffer RAM 1,2 ⇒ message RAM
  - (a) Transfer of header and/or data section and parity error occurs during header and/or data section transfer to message RAM:
    - MHDS.PIBF bit is set
    - MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to a faulty message buffer
    - MHDS.FMB(6-0) indicates the number of the faulty message buffer
    - Header and/or data section of the corresponding message buffer is updated
    - Transmission request for the corresponding message buffer is not set (no transfer to the FlexRay bus)
  - (b) Transfer of data section only and parity error occurs when reading header section of the

corresponding message buffer from the message RAM.

- MHDS.PMR bit is set
  - MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to a faulty message buffer
  - MHDS.FMB(6-0) indicates the number of the faulty message buffer
  - The data section of the corresponding message buffer is not updated
  - Transmission request for the corresponding message buffer is not set (no transfer to the FlexRay bus)
2. Parity error during host CPU reading input buffer RAM 1,2
    - MHDS.PIBF bit is set
  3. Parity error during scan of header sections in message RAM
    - MHDS.PMR bit is set
    - MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to a faulty message buffer
    - MHDS.FMB(6-0) indicates the number of the faulty message buffer
    - Ignore message buffer (the transfer of the message buffer is skipped)
  4. Parity error during data transfer from message RAM to transient buffer RAM 1,2
    - MHDS.PMR bit is set
    - MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to the faulty message buffer
    - MHDS.FMB(6-0) indicates the number of the faulty message buffer
    - Frame not transmitted, frames already in transmission are invalidated by setting the frame CRC to zero
  5. Parity error during data transfer from transient buffer RAM 1,2 to protocol controller 1, 2
    - MHDS.PTBF1,2 bit is set
    - Frames already in transmission are invalidated by setting the frame CRC to zero
  6. Parity error during data transfer from transient buffer RAM 1,2 to message RAM
    - (a) Parity error when reading header section of corresponding message buffer from message RAM
      - MHDS.PMR bit is set
      - MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to a faulty message buffer
      - MHDS.FMB(6-0) indicates the number of the faulty message buffer
      - The data section of the corresponding message buffer is not updated
    - (b) Parity error when reading transient buffer RAM 1,2:
      - MHDS.PTBF1,2 bit is set
      - MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to a faulty message buffer
      - MHDS.FMB(6-0) indicates the number of the faulty message buffer
      - The data section of the corresponding message buffer is updated
  7. Parity error during data transfer from message RAM to output buffer RAM
    - MHDS.PMR bit is set
    - MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to faulty message buffer
    - MHDS.FMB(6-0) indicates the number of the faulty message buffer
    - Header and/or data section of the output buffer is updated, but should not be used by the host CPU
  8. Parity error during host CPU reading output buffer RAM 1,2
    - MHDS.POBF bit is set
  9. Parity error during data read of transient buffer RAM 1,2When a parity error occurs during the Message Handler reads a frame with network management information (PPI = 1) from the transient buffer RAM 1,2 the corresponding network management vector register NMV1,2,3 is not updated from that frame.

### 23.17.2.1 Host Handling of Parity Errors

Parity errors caused by transient bit flips can be fixed by:

#### Self-healing

Parity errors located in

- Input Buffer RAM 1,2
- Output Buffer RAM 1,2
- Data Section of Message RAM
- Transient Buffer RAM A
- Transient Buffer RAM B
- Transfer Configuration RAM (TCR)

are overwritten with the next write access to the disturbed bit(s) caused by host access or by FlexRay communication.

#### CLEAR\_RAMS Command

When called in DEFAULT\_CONFIG or CONFIG state POC command CLEAR\_RAMS initializes all module-internal RAMs to zero and the parity bits are initialized accordingly, depending what mode is enabled.

#### Temporary Unlocking of Header Section

A parity error in the header section of a locked message buffer can be fixed by a transfer from the input buffer to the locked buffer header section. For this transfer, the write-access to the IBCR (specifying the message buffer number) must be immediately preceded by the unlock sequence normally used to leave CONFIG state. For that single transfer the corresponding message buffer header is unlocked, regardless whether it belongs to the FIFO or whether its locking is controlled by MRC.SEC(1-0), and will be updated with new data.

---

**NOTE:** In case above methods do not work, it is recommended to execute the PBIST test at device level to confirm a hard error in the module internal RAMs.

---

## 23.18 Interrupts

This section describes the transfer unit interrupts and the communication controller interrupts.


### 23.18.1 Transfer Unit Interrupts

#### 23.18.1.1 Interrupt Structure

For transfer interrupts, one enable bit is provided for each bit in the transfer occurred status registers. Maskable error interrupts are possible for all error conditions except parity error and memory protection error.

The parity error and the memory protection error have separate non-maskable lines. Both turn off the Transfer Unit after finishing the current word access cycle.

The following [Figure 23-30](#) shows the interrupt structure of the FlexRay Transfer Unit.

**Figure 23-30. Transfer Unit Interrupt Structure**


### 23.18.1.2 Enable Interrupts

TSMIES/R and TCCIES/R control the buffer transfer interrupts for each buffer in both directions. The TEIRES/R register controls the maskable error interrupt sources which are:

- VBUS transaction errors
  - If an error occurs during VBUS read or write transfer a error interrupt will be generated.
- Forbidden access to IBF or OBF

Since host accesses to communication controller through the IBF and the OBF (0x400-0x7FF) are forbidden, as long as the Transfer Unit State Machine is enabled, accesses will be ignored and an error interrupt will be generated.

- Transfer not ready when TBA should be loaded

When a transfer is ongoing/pending during base address reload on FlexRay communication cycle start (only occurs if NTBA != TBA) the TBA will not be loaded and an error interrupt will be generated.

The transfer interrupts use a separate interrupt line (TU\_int0) than the error interrupts (TU\_int1).

### 23.18.1.3 Interrupt Flags

The TSMO and TCCO flags indicate buffer transfer status interrupts whereas the TEIF flags indicate interrupt sources for maskable and non-maskable error interrupts.

The error interrupt flags are set by the Transfer Unit State Machine and can be cleared by the CPU by writing a '1'. If the CPU clears the flag, while the Transfer Unit State Machine sets it at the same time, the flag remains set.

### 23.18.1.4 Non Maskable Error Indication

Memory protection violation and uncorrectable TCR error have their own non maskable error lines, which can be connected to the Vectored Interrupt Module (VIM) and/or the Error Signaling Module (ESM). Please refer to the specific device data sheet on the hookup.


- If a memory protection violation occurs the Memory Protection Violation Error (TU\_MPV\_err) line will be activated.
- If a uncorrectable TCR error occurs while accessing the TCR, the Parity Error (TU\_UCT\_err) line will be activated.

## 23.18.2 Communication Controller Interrupts

In general, interrupts provide a close link to the protocol timing as they are triggered almost immediately when an error or status change is detected by the controller, a frame is received or transmitted, a configured timer interrupt is activated, or a stop watch event occurred. This enables the host CPU to react very quickly on specific error conditions, status changes, or timer events. To remain flexible though, the communication controller supports disable / enable controls for each individual interrupt source separately.

An interrupt may be triggered, for example when

- a frame is received or transmitted
- an error was detected
- a status flag is set
- a timer reaches a preconfigured value
- a message transfer from input buffer to message RAM or from message RAM to output buffer has completed
- a stop watch event occurred

**Figure 23-31. Interrupt Structure**


Tracking status and generating interrupts when a status change or an error occurs are two independent tasks. Independent of an interrupt being enabled, the corresponding status is tracked and indicated by the Communication Controller. The host has access to the current status and error information by reading the error interrupt register and the status interrupt register.

**Table 23-14. Module Interrupt Flags and Interrupt Line Enable**

Register	Bit	Function
EIR	PEMC	Protocol error Mode Changed
	CNA	Command Not Valid
	SFBM	Sync Frames Below Minimum
	SFO	Sync Frame Overflow
	CCF	Clock Correction Failure
	CCL	CHI Command Locked
	PERR	Parity error
	RFO	Receive FIFO Overrun
	EFA	Empty FIFO Access
	IIBA	Illegal Input Buffer Access
	IOBA	Illegal Output Buffer Access
	MHF	Message Handler Constraints Flag
	EDA	Error Detected on Channel A

**Table 23-14. Module Interrupt Flags and Interrupt Line Enable (continued)**

Register	Bit	Function
	LTVA	Latest Transmit Violation Channel A
	TABA	Transmission Across Boundary Channel A
	EDB	Error Detected on Channel B
	LTVB	Latest Transmit Violation Channel B
	TABB	Transmission Across Boundary Channel B
SIR	WST	Wakeup Status
	CAS	Collision Avoidance Symbol
	CYCS	Cycle Start Interrupt
	TXI	Transmit Interrupt
	RXI	Receive Interrupt
	RFNE	Receive FIFO not Empty
	RFCL	Receive FIFO Critical Level
	NMVC	Network Management Vector Changed
	TI0	Timer Interrupt 0
	TI1	Timer Interrupt 1
	TIBC	Transfer Input Buffer Completed
	TOBC	Transfer Output Buffer Completed
	SWE	Stop Watch Event
	SUCS	Startup Completed Successfully
	MBSI	Message Buffer Status Interrupt
	SDS	Start of Dynamic Segment
	WUPA	Wakeup Pattern Channel A
	MTSA	MTS Received on Channel A
	WUPB	Wakeup Pattern Channel B
	MTSB	MTS Received on Channel B
ILE	EINT0	Enable Interrupt Line 0
	EINT1	Enable Interrupt Line 1

The interrupt lines to the host, CC\_int0 and CC\_int1, are controlled by the enabled interrupts. In addition each of the two interrupt lines to the host CPU can be enabled / disabled separately by programming bit EINT0 and EINT1 in the Interrupt Line Enable register.

The two timer interrupts generated by interrupt timer 0 and 1 are available on pins CC\_tint0 and CC\_tint1. They can be configured via the timer 0 and timer 1 configuration register.

When a transfer between IBF / OBF and the Message RAM has completed bit SIR.TIBC or SIR.TOBC is set.

## 23.19 FlexRay Module Registers

### 23.19.1 Transfer Unit Registers

All registers are organized as 32-bit registers. 32/16/8-bit accesses are supported. For FlexRayTU transfers only, 4x32-bit data packages are supported.

The Transfer Unit State Machine registers use the offset address range 00 to 1FCh.

Transfer Configuration RAM uses the offset address range 00 to 1FCh in normal mode and 00 to 3FCh in parity test mode.

**Table 23-15. Transfer Unit Register Summary**

Offset Address	Acronym	Register Description	Section
00	GSN0	Global Static Number 0	<a href="#">Section 23.19.1.1</a>
004h	GSN1	Global Static Number 1	<a href="#">Section 23.19.1.2</a>
008-00Ch	Reserved	Reserved	
010h	GCS	Global Control Set	<a href="#">Section 23.19.1.3</a>
014h	GCR	Global Control Reset	<a href="#">Section 23.19.1.3</a>
018h	TSCB	Transfer Status Current Buffer	<a href="#">Section 23.19.1.4</a>
01Ch	LTBCC	Last Transferred Buffer to Communication Controller	<a href="#">Section 23.19.1.5</a>
020h	LTBSM	Last Transferred Buffer to System Memory	<a href="#">Section 23.19.1.6</a>
024h	TBA	Transfer Base Address	<a href="#">Section 23.19.1.7</a>
028h	NTBA	Next Transfer Base Address	<a href="#">Section 23.19.1.8</a>
02Ch	BAMS	Base Address of Mirrored Status	<a href="#">Section 23.19.1.9</a>
030h	SAMP	Start Address of Memory Protection	<a href="#">Section 23.19.1.10</a>
034h	EAMP	End Address of Memory Protection	<a href="#">Section 23.19.1.11</a>
038h-03Ch	Reserved	Reserved	
040h	TSMO1	Transfer to System Memory Occurred 1	<a href="#">Section 23.19.1.12</a>
044h	TSMO2	Transfer to System Memory Occurred 2	<a href="#">Section 23.19.1.12</a>
048h	TSMO3	Transfer to System Memory Occurred 3	<a href="#">Section 23.19.1.12</a>
04Ch	TSMO4	Transfer to System Memory Occurred 4	<a href="#">Section 23.19.1.12</a>
050h	TCCO1	Transfer to Communication Controller Occurred 1	<a href="#">Section 23.19.1.13</a>
054h	TCCO2	Transfer to Communication Controller Occurred 2	<a href="#">Section 23.19.1.13</a>
058h	TCCO3	Transfer to Communication Controller Occurred 3	<a href="#">Section 23.19.1.13</a>
05Ch	TCCO4	Transfer to Communication Controller Occurred 4	<a href="#">Section 23.19.1.13</a>
060h	TOOFF	Transfer Occurred Offset	<a href="#">Section 23.19.1.14</a>
064h-06Ch	Reserved	Reserved	
070h	PEADR	Parity Error Address	<a href="#">Section 23.19.1.15</a>
074h	TEIF	Transfer Error Interrupt	<a href="#">Section 23.19.1.16</a>
078h	TEIRES	Transfer Error Interrupt Enable Set	<a href="#">Section 23.19.1.17</a>
07Ch	TEIRER	Transfer Error Interrupt Enable Reset	<a href="#">Section 23.19.1.17</a>
080h	TTSMS1	Trigger Transfer to System Memory Set 1	<a href="#">Section 23.19.1.18</a>
084h	TTSMR1	Trigger Transfer to System Memory Reset 1	<a href="#">Section 23.19.1.18</a>
088h	TTSMS2	Trigger Transfer to System Memory Set 2	<a href="#">Section 23.19.1.18</a>
08Ch	TTSMR2	Trigger Transfer to System Memory Reset 2	<a href="#">Section 23.19.1.18</a>
090h	TTSMS3	Trigger Transfer to System Memory Set 3	<a href="#">Section 23.19.1.18</a>
094h	TTSMR3	Trigger Transfer to System Memory Reset 3	<a href="#">Section 23.19.1.18</a>
098h	TTSMS4	Trigger Transfer to System Memory Set 4	<a href="#">Section 23.19.1.18</a>
09Ch	TTSMR4	Trigger Transfer to System Memory Reset 4	<a href="#">Section 23.19.1.18</a>
0A0h	TTCCS1	Trigger Transfer to Communication Controller Set 1	<a href="#">Section 23.19.1.19</a>
0A4h	TTCCR1	Trigger Transfer to Communication Controller Reset 1	<a href="#">Section 23.19.1.19</a>

**Table 23-15. Transfer Unit Register Summary (continued)**

Offset Address	Acronym	Register Description	Section
0A8h	TTCCS2	Trigger Transfer to Communication Controller Set 2	<a href="#">Section 23.19.1.19</a>
0ACh	TTCCR2	Trigger Transfer to Communication Controller Reset 2	<a href="#">Section 23.19.1.19</a>
0B0h	TTCCS3	Trigger Transfer to Communication Controller Set 3	<a href="#">Section 23.19.1.19</a>
0B4h	TTCCR3	Trigger Transfer to Communication Controller Reset 3	<a href="#">Section 23.19.1.19</a>
0B8h	TTCCS4	Trigger Transfer to Communication Controller Set 4	<a href="#">Section 23.19.1.19</a>
0BCh	TTCCR4	Trigger Transfer to Communication Controller Reset 4	<a href="#">Section 23.19.1.19</a>
0C0h	ETESMS1	Enable Transfer on Event to System Memory Set 1	<a href="#">Section 23.19.1.20</a>
0C4h	ETESMR1	Enable Transfer on Event to System Memory Reset 1	<a href="#">Section 23.19.1.20</a>
0C8h	ETESMS2	Enable Transfer on Event to System Memory Set 2	<a href="#">Section 23.19.1.20</a>
0CCh	ETESMR2	Enable Transfer on Event to System Memory Reset 2	<a href="#">Section 23.19.1.20</a>
0D0h	ETESMS3	Enable Transfer on Event to System Memory Set 3	<a href="#">Section 23.19.1.20</a>
0D4h	ETESMR3	Enable Transfer on Event to System Memory Reset 3	<a href="#">Section 23.19.1.20</a>
0D8h	ETESMS4	Enable Transfer on Event to System Memory Set 4	<a href="#">Section 23.19.1.20</a>
0DCh	ETESMR4	Enable Transfer on Event to System Memory Reset 4	<a href="#">Section 23.19.1.20</a>
0E0h	CESMS1	Clear on Event to System Memory Set 1	<a href="#">Section 23.19.1.21</a>
0E4h	CESMR1	Clear on Event to System Memory Reset 1	<a href="#">Section 23.19.1.21</a>
0E8h	CESMS2	Clear on Event to System Memory Set 2	<a href="#">Section 23.19.1.21</a>
0ECb	CESMR2	Clear on Event to System Memory Reset 2	<a href="#">Section 23.19.1.21</a>
0F0h	CESMS3	Clear on Event to System Memory Set 3	<a href="#">Section 23.19.1.21</a>
0F4h	CESMR3	Clear on Event to System Memory Reset 3	<a href="#">Section 23.19.1.21</a>
0F8h	CESMS4	Clear on Event to System Memory Set 4	<a href="#">Section 23.19.1.21</a>
0FCb	CESMR4	Clear on Event to System Memory Reset 4	<a href="#">Section 23.19.1.21</a>
100h	TSMIES1	Transfer to System Memory Interrupt Enable Set 1	<a href="#">Section 23.19.1.22</a>
104h	TSMIER1	Transfer to System Memory Interrupt Enable Reset 1	<a href="#">Section 23.19.1.22</a>
108h	TSMIES2	Transfer to System Memory Interrupt Enable Set 2	<a href="#">Section 23.19.1.22</a>
10Ch	TSMIER2	Transfer to System Memory Interrupt Enable Reset 2	<a href="#">Section 23.19.1.22</a>
110h	TSMIES3	Transfer to System Memory Interrupt Enable Set 3	<a href="#">Section 23.19.1.22</a>
114h	TSMIER3	Transfer to System Memory Interrupt Enable Reset 3	<a href="#">Section 23.19.1.22</a>
118h	TSMIES4	Transfer to System Memory Interrupt Enable Set 4	<a href="#">Section 23.19.1.22</a>
11Ch	TSMIER4	Transfer to System Memory Interrupt Enable Reset 4	<a href="#">Section 23.19.1.22</a>
120h	TCCIES1	Transfer to Communication Controller Interrupt Enable Set 1	<a href="#">Section 23.19.1.23</a>
124h	TCCIER1	Transfer to Communication Controller Interrupt Enable Reset 1	<a href="#">Section 23.19.1.23</a>
128h	TCCIES2	Transfer to Communication Controller Interrupt Enable Set 2	<a href="#">Section 23.19.1.23</a>
12Ch	TCCIER2	Transfer to Communication Controller Interrupt Enable Reset 2	<a href="#">Section 23.19.1.23</a>
130h	TCCIES3	Transfer to Communication Controller Interrupt Enable Set 3	<a href="#">Section 23.19.1.23</a>
134h	TCCIER3	Transfer to Communication Controller Interrupt Enable Reset 3	<a href="#">Section 23.19.1.23</a>
138h	TCCIES4	Transfer to Communication Controller Interrupt Enable Set 4	<a href="#">Section 23.19.1.23</a>
13Ch	TCCIER4	Transfer to Communication Controller Interrupt Enable Reset 4	<a href="#">Section 23.19.1.23</a>
140h-1FCb	Reserved	Reserved	<a href="#">Section 23.19.1.24</a>
0-1FCb	TCR	Transfer Configuration RAM	<a href="#">Section 23.19.1.24</a>
200h-3FCb	TCR Parity	TCR Parity Test Mode	<a href="#">Section 23.19.1.25</a>

### 23.19.1.1 Global Static Number 0 (GSN0)

This register contains a constant to check correctness of data transfers.

**Figure 23-32. Global Static Number 0 (GSN0) [offset\_TU = 00h]**

31		16
	Data_A(15-0) R-0x5432	
15		0
	Data_B(15-0) R-0xABCD	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-16. Global Static Number 0 (GSN0) Field Descriptions**

Bit	Field	Value	Description
31-16	Data_A(15-0)	0xFFFFh	
15-0	Data_B(15-0)	0xFFFFh	(complement of Data_A(15-0))

### 23.19.1.2 Global Static Number 1 (GSN1)

This register contains a constant to check correctness of data transfers.

**Figure 23-33. Global Static Number 1 (GSN1) [offset\_TU = 04h]**

31		16
	Data_C(15-0) R-0xABCD	
15		0
	Data_D(15-0) R-0x5432	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-17. Global Static Number 1 (GSN1) Field Descriptions**

Bit	Field	Value	Description
31-16	Data_C(15-0)	0xFFFFh	
15-0	Data_D(15-0)	0xFFFFh	(complement of Data_C(15-0))

### 23.19.1.3 Global Control Set/Reset (GCS/R)

The GCx Registers reflects the configuration mode and allows to configure the basic Transfer Unit behavior.

The GCx registers consist of a set register (GCS) and a reset register (GCR). Bits are set by writing '1' to GCS and reset by writing '1' to GCR. Writing a '0' has no effect. Reading from both addresses will result in the same value.

**Figure 23-34. Global Control Set (GCS) [offset\_TU = 10h]**

31	30	29	28	27	26	25	24
ENDVBM	ENDVBS	ENDR(1-0)		ENDH(1-0)		ENDP(1-0)	
R/S-0	R/S-0	R/S-0		R/S-0		R/S-0	
23	22	21	20	19			16
Reserved		PRI0	PEFT		PEL(3-0)		
R-0		R/S-0	R/S-0		R/S-0x5		
15	14	13	12	11		9	8
Reserved	CETESM	CTTCC	CTTSM		Reserved		ETSM
R-0	R/S-0	R/S-0	R/S-0		R-0		R/S-0
7	6	5	4	3	2	1	0
Reserved		SILE	EILE	Reserved		TUH	TUE
R-0		R/S-0	R/S-0	R-0		R/S-0	R/S-0

LEGEND: R/W = Read/Write; R = Read only; S = Set; -n = value after reset

---

**NOTE:** For Global Control Reset (GCR) bit descriptions, see [Table 23-18](#).

---

**Figure 23-35. Global Control Reset (GCR) [offset\_TU = 14h]**

31	30	29	28	27	26	25	24
ENDVBM	ENDVBS	ENDR(1-0)		ENDH(1-0)		ENDP(1-0)	
R/S-0	R/S-0	R/S-0		R/S-0		R/S-0	
23	22	21	20	19			16
Reserved		PRI0	PEFT		PEL(3-0)		
R-0		R/S-0	R/S-0		R/S-0x5		
15	14	13	12	11		9	8
Reserved	CETESM	CTTCC	CTTSM		Reserved		ETSM
R-0	R/S-0	R/S-0	R/S-0		R-0		R/S-0
7	6	5	4	3	2	1	0
Reserved		SILE	EILE	Reserved		TUH	TUE
R-0		R/S-0	R/S-0	R-0		R/S-0	R/S-0

LEGEND: R/W = Read/Write; R = Read only; S = Set; -n = value after reset

**Table 23-18. Global Control Set/Reset (GCS/R) Field Descriptions**

Bit	Field	Value	Description
31	ENDVBM	0	Endianness Correction on VBusp Master
		1	Endianness correction switched off (Endianness is default: Little Endianness equal to Big Endian word invariant (ARM:BE-32), same as all other peripherals) (Example 32 Bit Word = ABCD)
		1	Endianness correction switched on (E-Ray Register, Header and Payload Endianness is according the configuration of bits ENDR0/1 ENDH0/1, ENDP0/1)
30	ENDVBS	0	Endianness correction on VBusp Slave
		1	Endianness correction switched off (Endianness is default: Little Endianness equal to Big Endian word invariant (ARM:BE-32), same as all other peripherals) Example 32 Bit Word = ABCD
		1	Endianness correction switched on (E-Ray Register, Header and Payload Endianness is according the configuration of bits ENDR0/1, ENDH0/1, ENDP0/1)
29-28	ENDRx		Endianness Correction for No (header or payload) Data Sink Access Byte-order control of CPU access to E-Ray register, Transfer Unit register and Transfer Unit ram data. Data transferred between CPU and data sink will be corrected.
		0	Remapped to ABCDh
		1h	Remapped to BADCh
		2h	Remapped to CDABh
		3h	Remapped to DCBAh
27-26	ENDHx	0	Endianness Correction for Header
		1h	Remapped to ABCDh
		2h	Remapped to BADCh
		3h	Remapped to CDABh
			Remapped to DCBAh
25-24	ENDPx	0	Endianness Correction for Payload
		1h	Remapped to ABCDh
		2h	Remapped to BADCh
		3h	Remapped to CDABh
			Remapped to DCBAh
23-22	Reserved	0	Read returns 0. Writes have no effect.
21	PRIO	0	Transfer Priority
		1	TTSM gets higher priority than TTCC
			TTCC gets higher priority than TTSM
20	PEFT	0	Parity for Test
		1	Do not use parity test feature. TCRP not readable and writable.
			Use test feature for testing parity mechanism. TCRP is readable and writable.
19-16	PELx	5h	Parity Lock
			Parity protection for TCR is switched off. Parity protection remains activated for message RAM, transient buffer RAMs, input buffer RAMs and output buffer RAMs.
		Others	Parity protection for TCR is switched on. Parity protection is activated for message RAM, transient buffer RAMs, input buffer RAMs and output buffer RAMs.
			<b>Note:</b> For TCR, PEL(3-0) enables/disables the parity error interrupt generation. While the parity feature is disabled the parity generation is still ongoing and the error indication by the parity interrupt flag (PE) in the Transfer Error Interrupt Flag register (TEIF) remains active. Only the parity interrupt generation gets disabled.
15	Reserved	0	Read returns 0. Writes have no effect.
14	CETESM		Clear ETESM Register Clear all bits of Enable Transfer on Event to System Memory register.
		0	Do not clear the register.
		1	Clear the register when bit is set from 0 to 1.
13	CTTCC	0	Clear TTCC Register
		1	Do not clear the register.
			Clear the register when bit is set from 0 to 1.

**Table 23-18. Global Control Set/Reset (GCS/R) Field Descriptions (continued)**

Bit	Field	Value	Description
12	CTTSM	0 1	Clear TTS defense Register Do not clear the register. Clear the register when bit is set from 0 to 1.
11-9	Reserved	0	Read returns 0. Writes have no effect.
8	ETSM	0 1	Enable Transfer Status Mirrored Mirror technique must be adjustable. Disable mirror function for TSCB, LTBC, LTBSM, TSMO1-4, TCCO1-4 and TOOFF. Enable mirror function for TSCB, LTBC, LTBSM, TSMO1-4, TCCO1-4 and TOOFF.
7-6	Reserved	0	Read returns 0. Writes have no effect.
5	SILE	0 1	Status Interrupt Line Enable Enable/Disable status line interrupt. TU_Int0 is disabled. TU_Int0 is enabled.
4	EILE	0 1	Error Interrupt Line Enable Enable/Disable error interrupt line. TU_Int1 is disabled. TU_Int1 is enabled.
3-2	Reserved	0	Read returns 0. Writes have no effect.
1	TUH	0 1	Transfer Unit Halted When halted, the Transfer Unit State Machine finishes the ongoing VBUSM access before it stops working. After deassertion, the Transfer Unit State Machine continues at the point it was halted before. No reconfiguration is required. Transfer Unit not halted Transfer Unit halted <b>Note: If the Transfer Unit State Machine halts, all mirroring registers contained the last transfer not the current transfer information.</b>
0	TUE	0 1	Transfer Unit Enabled Enable/Disable transfer unit. Transfer Unit disabled, reset Transfer Unit State Machine, completion of the current VBUS transfer cycle but data could be corrupt. Transfer Unit enabled <b>Note: Before switching on the Transfer Unit, the registers must be set up. After re-enabling of the Transfer Unit State Machine the contents of the module registers and the TCR is still valid (assuming it was continuously powered).</b>

### 23.19.1.4 Transfer Status Current Buffer (TSCB)

The Transfer Status Current Buffer displays the current buffer in progress and indicates if the Transfer Unit State Machine is idle and is halt. The IDLE flag is cleared by writing a '1' to it.

**Figure 23-36. Transfer Status Current Buffer (TSCB) [offset\_TU = 18h]**

31									21	20	16									
Reserved									TSMS[4:0]											
R-0												R-0								
15	13	12	11	9	8	7	6				0									
Reserved	STUH	Reserved		IDLE	RSVD	BN[6:0]				R-0										
R-0	R-0	R-0		R/W-1	R-0	R-0				R-0										

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-19. Transfer Status Current Buffer (TSCB) Field Descriptions**

Bit	Field	Value	Description
31-21	Reserved	0	Read returns 0. Writes have no effect.
20-16	TSMS[4:0]		Transfer State Machine Status Reflects the current status of the transfer state machine for debug purpose (only available in debug mode in combination with a debugger). In Normal Operation Mode the value of TSMS[4-0] is always read as 0. 01h IDLE state Transfer Trigger to System Memory: 02h Start state (TTSM_START) 03h Output Buffer Command Mask access state (TTSM_OBCM) 04h Request state (TTSM_REQ) 05h View state (TTSM_VIEW) 06h Check state (TTSM_CHECK) 07h Read Header Section access state (TTSM_RDHS) 08h Read Data Section access state (TTSM_RDDS) Transfer Trigger to Communication Controller: 09h Start state (TTCC_START) 0Ah Busy state (TTCC_IBUSY) 0Bh Check state (TTCC_CHECK) 0Ch Write Header Section access state (TTCC_WRHS) 0Dh Payload Read state (TTCC_PLC_READ) 0Eh Payload Calculation state (TTCC_PLC_CALC) 0Fh Write Data Section access state (TTCC_WRDS) 10h Input Buffer Command Mask access state (TTCC_IBCM) 11h Input Buffer Command Request access state (TTCC_IBCR) 12h Mirror state (TTCC_MIRROR) 13h End state (TTSM_END) 1Fh Undefined state
15-13	Reserved	0	Read returns 0. Writes have no effect.
12	STUH	0	Status of Transfer Unit State Machine for Halt Detection Not in HALT status.
		1	In HALT status.
11-9	Reserved	0	Read returns 0. Writes have no effect.

**Table 23-19. Transfer Status Current Buffer (TSCB) Field Descriptions (continued)**

Bit	Field	Value	Description
8	IDLE	0 1	Detects Transfer State Machine State IDLE
			Will be set if the transfer unit state machine is in IDLE state and ready to start the next transfer, but nothing is requested.
			IDLE state not reached since last clear. IDLE state reached.
7	Reserved	0	Read returns 0. Writes have no effect.
6-0	BN[6:0]	0-7Fh	Buffer Number Buffer Number 7-bit value of buffer number, which is currently in transfer. If state machine enters IDLE mode the last transferred buffer number is shown.

**23.19.1.5 Last Transferred Buffer to Communication Controller (LTBCC)**

Shows the number of the last completely transferred message buffer from system memory to the communication controller.

**Figure 23-37. Last Transferred Buffer to Communication Controller (LTBCC) [offset\_TU = 1Ch]**

31	7	6	0
Reserved			BN[6:0]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-20. Last Transferred Buffer to Communication Controller (LTBCC) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved.	0	Reads return 0. Writes have no effect.
6-0	BN[6:0]	0-7Fh	Buffer number. 7-bit value of last completely transferred message buffer from system memory to the communication controller.

**23.19.1.6 Last Transferred Buffer to System Memory (LTBSM)**

Shows the number of the last completely transferred message buffer from communication controller to the system memory.

**Figure 23-38. Last Transferred Buffer to System Memory (LTBSM) [offset\_TU = 20h]**

31	7	6	0
Reserved			BN[6:0]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-21. Last Transferred Buffer to System Memory (LTBSM) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reads return 0. Writes have no effect.
6-0	BN[6:0]	0-7Fh	Buffer number. 7-bit value of last completely transferred message buffer from communication controller to the system memory.

### 23.19.1.7 Transfer Base Address (TBA)

The Transfer Base Address register holds a 32-bit aligned 32-bit base-pointer, which defines the base address for the data to be transferred.

---

**NOTE:** A write to this register also modifies the NTBA register.

---

**Figure 23-39. Transfer Base Address (TBA) [offset\_TU = 24h]**

31	TBA(31-16)	16
	R/W-0	
15	TBA(15-0)	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-22. Transfer Base Address (TBA) Field Descriptions**

Bit	Field	Value	Description
31-0	TBA(31-0)	0-FFFF FFFFh	Transfer Base Address. 32-bit base pointer, 2 LSB are not significant (32-bit accesses only) and will always be 0.

### 23.19.1.8 Next Transfer Base Address (NTBA)

The Next Transfer Base Address hold a 32bit aligned 32bit base-pointer to be loaded into TBA during next cycle start.

---

**NOTE:** A write on TBA register also modifies the NTBA register.

---

**Figure 23-40. Next Transfer Base Address (NTBA) [offset\_TU = 28h]**

31	NTBA(31-16)	16
	R/W-0	
15	NTBA(15-0)	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-23. Next Transfer Base Address (NTBA) Field Descriptions**

Bit	Field	Value	Description
31-0	nTBA(31-0)	0-FFFF FFFFh	Next Transfer Base Address32-bit base pointer, 2 LSB are not significant (32-bit accesses only) will always be 0.

### 23.19.1.9 Base Address of Mirrored Status (BAMS)

The Base Address of Mirrored Status hold a 32-bit aligned 32-bit base-pointer to be use for mirror transactions. Further details about the transfer mirror mechanism can be found in the Transfer Mirror Function section.

**Figure 23-41. Base Address of Mirrored Status (BAMS) [offset\_TU = 2Ch]**

31	BAMS(31-16)	16
	R/W-0	
15	BAMS(15-0)	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-24. Base Address of Mirrored Status (BAMS) Field Descriptions**

Bit	Field	Value	Description
31-0	BAMS(31-0)	0xFFFF FFFFh	Base Address of Mirrored Status32-bit base pointer, 2 LSB are not significant (32-bit accesses only) will always be 0.

### 23.19.1.10 Start Address of Memory Protection (SAMP)

The Start Address of Memory Protection hold a 32bit address.

**Figure 23-42. Start Address of Memory Protection (SAMP) [offset\_TU = 30h]**

31	SAMP(31-16)	16
	R/W-0	
15	SAMP(15-0)	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-25. Start Address of Memory Protection (SAMP) Field Descriptions**

Bit	Field	Value	Description
31-0	SAMP(31-0)	0xFFFF FFFFh	Start Address Memory Protection. Start address of the memory area, which allows read and write accesses for the Transfer Unit State Machine.32-bit base pointer, 2 LSB are not significant (32-bit accesses only) will always be 0.

### 23.19.1.11 End Address of Memory Protection (EAMP)

The End Address of Memory Protection hold a 32bit address.

**Figure 23-43. End Address of Memory Protection (EAMP) [offset\_TU = 34h]**

31	EAMP(31-16)	16
15	EAMP(15-0)	0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-26. End Address of Memory Protection (EAMP) Field Descriptions**

Bit	Field	Value	Description
31-0	EAMP(31-0)	0xFFFF FFFFh	End Address Memory Protection. End address of the memory area, which allows read and write accesses for the Transfer Unit State Machine.32-bit address, 2 LSB are not significant (32-bit accesses only) will always be 0.

### 23.19.1.12 Transfer to System Memory Occurred 1/2/3/4 (TSMO1-4)

The Transfer to System Memory Occurred register reflects the message buffer transfer status for a transfer transaction to the system memory. Four 32-bit registers reflect all possible 128 message buffers.

**NOTE:** Writing 1 will clear a bit. Writing 0 will leave a bit unchanged.

**Figure 23-44. Transfer to System Memory Occurred 1 (TSMO1) [offset\_TU = 40h]**

31	TSMO1(31-16)	16
	R/C-0	
15	TSMO1(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 23-27. Transfer to System Memory Occurred 1 (TSMO1) Field Descriptions**

Bit	Field	Value	Description
31-0	TSMO1(31-0)		Transfer to System Memory Occurred Register 1. The register bits 0 to 31 correspond to message buffers 0 to 31. Each bit of the register reflects a finished message buffer transfer to the system memory.
		0	No transfer occurred.
		1	Transfer occurred.

**Figure 23-45. Transfer to System Memory Occurred 2 (TSMO2) [offset\_TU = 44h]**

31	TSMO2(31-16)	16
	R/C-0	
15	TSMO2(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 23-28. Transfer to System Memory Occurred 2 (TSMO2) Field Descriptions**

Bit	Field	Value	Description
31-0	TSMO2(31-0)		Transfer to System Memory Occurred Register 2. The register bits 0 to 31 correspond to message buffers 32 to 63. Each bit of the register reflects a finished message buffer transfer to the system memory.
		0	No transfer occurred.
		1	Transfer occurred.

**Figure 23-46. Transfer to System Memory Occurred 3 (TSMO3) [offset\_TU = 48h]**

31	TSMO3(31-16)	16
	R/C-0	
15	TSMO3(15-0)	0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 23-29. Transfer to System Memory Occurred 3 (TSMO3) Field Descriptions**

Bit	Field	Value	Description				
31-0	TSMO3(31-0)		<p>Transfer to System Memory Occurred Register 3.</p> <p>The register bits 0 to 31 correspond to message buffers64 to 95. Each bit of the register reflects a finished message buffer transfer to the system memory.</p> <table> <tr> <td>0</td><td>No transfer occurred.</td></tr> <tr> <td>1</td><td>Transfer occurred.</td></tr> </table>	0	No transfer occurred.	1	Transfer occurred.
0	No transfer occurred.						
1	Transfer occurred.						

**Figure 23-47. Transfer to System Memory Occurred 4 (TSMO4) [offset\_TU = 4Ch]**

31	TSMO4(31-16)	16
15	TSMO4(15-0)	0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 23-30. Transfer to System Memory Occurred 4 (TSMO4) Field Descriptions**

Bit	Field	Value	Description				
31-0	TSMO4(31-0)		<p>Transfer to System Memory Occurred Register 4.</p> <p>The register bits 0 to 31 correspond to message buffers 96 to 127. Each bit of the register reflects a finished message buffer transfer to the system memory.</p> <table> <tr> <td>0</td><td>No transfer occurred.</td></tr> <tr> <td>1</td><td>Transfer occurred.</td></tr> </table>	0	No transfer occurred.	1	Transfer occurred.
0	No transfer occurred.						
1	Transfer occurred.						

### 23.19.1.13 Transfer to Communication Controller Occurred 1/2/3/4 (TCCO1-4)

The Transfer to Communication Controller Occurred reflects the message buffer transfer status for a VBUSP master transfer transaction from the system memory. Four 32-bit registers reflect all possible 128 message buffers.

**NOTE:** Writing 1 will clear a bit. Writing 0 will leave a bit unchanged.

**Figure 23-48. Transfer to Communication Controller Occurred 1 (TCCO1) [offset\_TU = 50h]**

31	TCCO1(31-16)	16
	R/C-0	
15	TCCO1(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 23-31. (Transfer to Communication Controller Occurred 1 (TCCO1) Field Descriptions**

Bit	Field	Value	Description
31-0	TCCO1(31-0)		Transfer to Communication Controller Occurred Register 1. The register bits 0 to 31 correspond to message buffers 0 to 31. Each bit of the register reflects a finished message buffer transfer from the system memory.
		0	No transfer occurred.
		1	Transfer occurred.

**Figure 23-49. Transfer to Communication Controller Occurred 2 (TCCO2) [offset\_TU = 54h]**

31	TCCO2(31-16)	16
	R/C-0	
15	TCCO2(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 23-32. (Transfer to Communication Controller Occurred 2 (TCCO2) Field Descriptions**

Bit	Field	Value	Description
31-0	TCCO2(31-0)		Transfer to Communication Controller Occurred Register 2. The register bits 0 to 31 correspond to message buffers 32 to 63. Each bit of the register reflects a finished message buffer transfer from the system memory.
		0	No transfer occurred.
		1	Transfer occurred.

**Figure 23-50. Transfer to Communication Controller Occurred 3 (TCCO3) [offset\_TU = 58h]**

31	TCCO3(31-16)	16
R/C-0		
15	TCCO3(15-0)	0
R/C-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 23-33. (Transfer to Communication Controller Occurred 3 (TCCO3) Field Descriptions**

Bit	Field	Value	Description				
31-0	TCCO3(31-0)		<p>Transfer to Communication Controller Occurred Register 3.</p> <p>The register bits 0 to 31 correspond to message buffers 64 to 65. Each bit of the register reflects a finished message buffer transfer from the system memory.</p> <table style="margin-left: 20px;"> <tr> <td>0</td><td>No transfer occurred.</td></tr> <tr> <td>1</td><td>Transfer occurred.</td></tr> </table>	0	No transfer occurred.	1	Transfer occurred.
0	No transfer occurred.						
1	Transfer occurred.						

**Figure 23-51. Transfer to Communication Controller Occurred 4 (TCCO4) [offset\_TU = 5Ch]**

31	TCCO4(31-16)	16
R/C-0		
15	TCCO4(15-0)	0
R/C-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 23-34. (Transfer to Communication Controller Occurred 4 (TCCO4) Field Descriptions**

Bit	Field	Value	Description				
31-0	TCCO4(31-0)		<p>Transfer to Communication Controller Occurred Register 4.</p> <p>The register bits 0 to 31 correspond to message buffers 96 to 127. Each bit of the register reflects a finished message buffer transfer from the system memory.</p> <table style="margin-left: 20px;"> <tr> <td>0</td><td>No transfer occurred.</td></tr> <tr> <td>1</td><td>Transfer occurred.</td></tr> </table>	0	No transfer occurred.	1	Transfer occurred.
0	No transfer occurred.						
1	Transfer occurred.						

### 23.19.1.14 Transfer Occurred Offset (TOOFF)

The Transfer Occurred Offset register contains the offset vector to the highest prior pending transfer occurred interrupt and the transfer direction.

After a read access the transfer occurred flag is cleared and the register contents will be updated automatically.

**Figure 23-52. Transfer Occurred Offset (TOOFF) [offset\_TU = 60h]**

31	Reserved				16
R-0					
15	9	8	7	0	
Reserved		TDIR	OFF(7-0)		
R-0		R-0	R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-35. (Transfer Occurred Offset (TOOFF) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reads return 0. Writes have no effect.
8	TDIR	0 1	Transfer Direction. In case the same interrupt occurs for communication controller and Transfer Unit State Machine transfers the PRIO bit in the Global Control register decides about the higher priority. A transfer to System Memory occurred. A transfer to the Communication Controller occurred.
7-0	OFF(7-0)	0 1h 2h 3h ... 80h 81h ... FFh	Offset Vector Offset not valid (no transfer occurred, interrupt pending). Interrupt pending for buffer 0. Interrupt pending for buffer 1. Interrupt pending for buffer 2. ... Interrupt pending for buffer 127. Reserved Reserved

### 23.19.1.15 Parity Error Address (PEADR)

After a parity error in the Transfer Configuration RAM occurred, the affected address is stored in this not resettable register.

The contents of the Parity Error Address register as well as the PE bit in the Transfer Error Interrupt Flag (TEIF) register is cleared automatically when reading the Parity Error Address register.

**Figure 23-53. Parity Error Address (PEADR) [offset\_TU = 70h]**

31	9 8	0
Reserved		ADR(8-0)
R-0		R/C-U

LEGEND: R/W = Read/Write; R = Read only; C = Clear; U = Undefined; -n = value after reset

---

**NOTE:** A parity error can only be indicated by the PE bit of TEIR(16) register when PEADR is cleared. Since the contents of PEADR is undefined after reset, it is recommended to clear the register by reading it.

---

**Table 23-36. Parity Error Address (PEADR) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reads return 0. Writes have no effect.
8-0	ADR(8-0)	0-1FFh	Address of failing TCR location. ADR(8-2) is the TCR word address where the parity error occurred. ADR(1-0) can be used to find the failing byte in the TCR word where the parity error occurred.

**Table 23-37. Coding of Parity Error Address**

Parity Error in Byte 2	Parity Error in Byte 1	Parity Error in Byte 0 (LSB)	ADR1	ADR0
-	-	1	0	1
-	1	0	1	0
1	0	0	1	1
0	0	0	0	0

---

**NOTE:** No Byte 3 is defined in TCR.

---

### 23.19.1.16 Transfer Error Interrupt Flag (TEIF)

The Transfer Error Interrupt Flag register includes the Transfer Unit error flags. The bits in the TEIF are cleared by writing a 1.

**Figure 23-54. Transfer Error Interrupt Flag (TEIF) [offset\_TU = 74h]**

31	Reserved										18	17	16
	R-0										R/C-0	R/C-0	
15	11	10	8	7	6	4	3	2	1	0			
	Reserved		RSTAT(2-0)	RSVD	WSTAT(2-0)	Reserved	TNR	FAC					
	R-0		R/C-0	R-0	R/C-0	R-0	R/C-0	R-0	R/C-0	R/C-0			

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 23-38. Transfer Error Interrupt Flag (TEIF) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Reads return 0. Writes have no effect.
17	MPV	0 1	Memory Protection Violation. No MPV occurred. MPV occurred.
16	PE	0 1	Parity Error. The flag signals a parity error to the host. The flag is set when a parity error in TCR is detected. No parity error occurred. Parity error occurred.
15-11	Reserved	0	Reads return 0. Writes have no effect.
10-8	RSTAT(2-0)	0 1h 2h 3h 4h 5h 6h 7h	Status of VBUS on read transfers. Success. Addressing error. Protection error. Timeout error. Data error. Unsupported addressing mode error. Reserved Exclusive read failure. Note: Any value other than 000 indicates a VBUS read error. The information of the specific VBUS fault is for debug reasons only and is not relevant for normal usage.
7	Reserved	0	Reads return 0. Writes have no effect.
6-4	WSTAT(2-0)	0 1h 2h 3h 4h 5h 6h 7h	Status of VBUS on write transfers. Success. Addressing error. Protection error. Timeout error. Reserved. Unsupported addressing mode error. Reserved. Exclusive write failure. Note: Any value other than 000 indicates a VBUS read error. The information of the specific VBUS fault is for debug reasons only and is not relevant for normal usage.
3-2	Reserved	0	Reads return 0. Writes have no effect.
1	TNR	0	Transfer Not Ready. Transfer started and NTBA is loaded to TBA.

**Table 23-38. Transfer Error Interrupt Flag (TEIF) Field Descriptions (continued)**

Bit	Field	Value	Description
0	FAC	1	Transfer is not ready on communication cycle start and therefore NTBA is not loaded to TBA.
		0	Forbidden Access.
		1	No forbidden access occurred.
			A forbidden CPU access to IBF or OBF occurred when the Transfer Unit State Machine is enabled.

**NOTE:** Memory Protection Violation (MPV) and Parity Error (PE) interrupts are non maskable and cannot be disabled. Therefore the bits MPV and PE are not part of the Transfer Error Interrupt Enable Set/Reset (TEIRES/R) registers.

### 23.19.1.17 Transfer Error Interrupt Enable Set/Reset (TEIRES/R)

The Transfer Error Interrupt Enable Set controls the interrupt activation of interrupt line TU\_Int1. An interrupt is generated if both the interrupt flag in TEIF and the corresponding bit in TEIRES are set.

Exceptions are the memory protection violation (MPV) and the parity (PE) error, which are related to non maskable interrupts and therefore are not part of the TEIRES/R registers. Those errors have private error lines (TU\_MPV\_err and TU\_UCT\_err), which can be connected to the Vectored Interrupt Module (VIM) and/or the Error Signaling Module (ESM). Please refer to the specific device data sheet for more details about the signal hookup.

A Transfer Error Interrupt is enabled by writing '1' to TEIRES register and disabled by writing '1' to TIERER register. Writing of '0' has no effect. Reading from both addresses will result in the same value.

**Figure 23-55. Transfer Error Interrupt Enable Set (TEIRES) [offset\_TU = 78h]**

31	Reserved												16
R-0													
15	11	10	8	7	6	4	3	2	1	0			
Reserved		RSTAT(2-0)	RSVD	WSTAT(2-0)	Reserved	TNRE	FACE						
R-0		R/S-0	R-0	R/S-0	R-0	R/S-0	R/S-0						


LEGEND: R/W = Read/Write; R = Read only; S = Set; -n = value after reset

**Table 23-39. Transfer Error Interrupt Enable Set (TEIRES)**

Bit	Field	Value	Description
31-11	Reserved	0	Reads return 0. Writes have no effect.
10-8	RSTATE(2-0)	0 7h	Read Error Interrupt Generation (interrupt generation on VBUS read transfer errors). Interrupt generation on VBUS read transfer error disabled. Interrupt generation on VBUS read transfer error enabled. Note: Any value different from 111 does not guarantee the interrupt error generation of all possible VBUS read errors.
7	Reserved	0	Reads return 0. Writes have no effect.
6-4	WSTATE(2-0)	0 7h	Write Error Interrupt Generation (interrupt generation on VBUS write transfer errors). Interrupt generation on VBUS write transfer error disabled. Interrupt generation on VBUS write transfer error enabled. Note: Any value different from 111 does not guarantee the interrupt error generation of all possible VBUS read errors.
3-2	Reserved	0	Reads return 0. Writes have no effect.
1	TNRE	0 1	Transfer Not Ready Enable. TNR interrupt disabled. TNR interrupt enabled.

**Table 23-39. Transfer Error Interrupt Enable Set (TEIRES) (continued)**

Bit	Field	Value	Description
0	FACE	0 1	Forbidden Access Enable. FAC interrupt disabled. FAC interrupt enabled.

**Figure 23-56. Transfer Error Interrupt Enable Reset (TEIRER) [offset\_TU = 7Ch]**

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-40. Transfer Error Interrupt Enable Reset (TEIRER)**

Bit	Field	Value	Description
31-11	Reserved	0	Reads return 0. Writes have no effect.
10-8	RSTATE(2-0)	0 7h	Read Error Interrupt Generation (interrupt generation on VBUS read transfer errors). Interrupt generation on VBUS read transfer error disabled. Interrupt generation on VBUS read transfer error enabled. Note: Any value different from 111 does not guarantee the interrupt error generation of all possible VBUS read errors.
7	Reserved	0	Reads return 0. Writes have no effect.
6-4	WSTATE(2-0)	0 7h	Write Error Interrupt Generation (interrupt generation on VBUS write transfer errors). Interrupt generation on VBUS write transfer error disabled. Interrupt generation on VBUS write transfer error enabled. Note: Any value different from 111 does not guarantee the interrupt error generation of all possible VBUS read errors.
3-2	Reserved	0	Reads return 0. Writes have no effect.
1	TNRE	0 1	Transfer Not Ready Enable. TNR interrupt disabled. TNR interrupt enabled.
0	FACE	0 1	Forbidden Access Enable. FAC interrupt disabled. FAC interrupt enabled.

### 23.19.1.18 Trigger Transfer to System Memory Set/Reset 1/2/3/4 (TTSMS/R1-4)

The Trigger Transfer to System Memory register selects the current message buffer for a Transfer Unit State Machine transfer transaction to system memory. Four 32-bit registers reflect all possible 128 message buffers.

The bits are set by writing '1' to TTSMSx and reset by writing '1' to TTSMR<sub>x</sub> or after the transfer occurred. Writing a '0' has no effect. Reading from both addresses will result in the same value.

**Figure 23-57. Trigger Transfer to System Memory Set 1 (TTSMS1) [offset\_TU = 80h]**

31	TTSMS1(31-16)	16
R/S-0		
15	TTSMS1(15-0)	0
R/S-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-41. Trigger Transfer to System Memory Set 1 (TTSMS1) Field Descriptions**

Bit	Field	Value	Description
31-0	TTSMS1(31-0)		Trigger Transfer to System Memory Set 1. The register bits 0 to 31 correspond to message buffers 0 to 31. Each bit of the register controls the message buffer transfer to the system memory in the following manner (not that only the least significant bit of all four combined TTSM registers will currently scheduled for transmission).
	0	No transfer request.	
	1	Transfer based on address defined in TBA	

**Figure 23-58. Trigger Transfer to System Memory Reset 1 (TTSMR1) [offset\_TU = 84h]**

31	TTSMR1(31-16)	16
R/C-0		
15	TTSMR1(15-0)	0
R/C-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-42. Trigger Transfer to System Memory Reset 1 (TTSMR1) Field Descriptions**

Bit	Field	Value	Description
31-0	TTSMR1(31-0)	0xFFFF FFFFh	Trigger Transfer to System Memory Reset 1. The TTSMR1 register shows the identical values to TTSMS1 if read.

**Figure 23-59. Trigger Transfer to System Memory Set 2 (TTSMS2) [offset\_TU = 88h]**

31		16
TTSMS2(31-16)		
R/S-0		
15		0
TTSMS2(15-0)		
R/S-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-43. Trigger Transfer to System Memory Set 2 (TTSMS2) Field Descriptions**

Bit	Field	Value	Description
31-0	TTSMS2(31-0)	0	Trigger Transfer to System Memory Set 2. The register bits 0 to 31 correspond to message buffers 32 to 63.
			No transfer request.
			Transfer based on address defined in TBA

**Figure 23-60. Trigger Transfer to System Memory Reset 2 (TTSMR2) [offset\_TU = 8Ch]**

31		16
TTSMR2(31-16)		
R/C-0		
15		0
TTSMR2(15-0)		
R/C-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-44. Trigger Transfer to System Memory Reset 2 (TTSMR2) Field Descriptions**

Bit	Field	Value	Description
31-0	TTSMR2(31-0)	0xFFFF FFFFh	Trigger Transfer to System Memory Reset 2. The TTSMR2 register shows the identical values to TTSMS2 if read.

The TTSMR2 register shows the identical values to TTSMS2 if read.

**Figure 23-61. Trigger Transfer to System Memory Set 3 (TTSMS3) [offset\_TU = 90h]**

31		16
TTSMS3(31-16)		
R/S-0		
15		0
TTSMS3(15-0)		
R/S-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-45. Trigger Transfer to System Memory Set 3 (TTSMS3) Field Descriptions**

Bit	Field	Value	Description
31-0	TTSMS3(31-0)	0	Trigger Transfer to System Memory Set 3. The register bits 0 to 31 correspond to message buffers 64 to 95.
			No transfer request.
			Transfer based on address defined in TBA.

**Figure 23-62. Trigger Transfer to System Memory Reset 3 (TTSMR3) [offset\_TU = 94h]**

31	TTSMR3(31-16)	16
	R/C-0	
15	TTSMR3(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-46. Trigger Transfer to System Memory Reset 3 (TTSMR3) Field Descriptions**

Bit	Field	Value	Description
31-0	TTSMR3(31-0)	0xFFFF FFFFh	Trigger Transfer to System Memory Reset 3. The TTSMR3 register shows the identical values to TTSMR3 if read.

**Figure 23-63. Trigger Transfer to System Memory Set 4 (TTSMS4) [offset\_TU = 98h]**

31	TTSMS4(31-16)	16
	R/S-0	
15	TTSMS4(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-47. Trigger Transfer to System Memory Set 4 (TTSMS4) Field Descriptions**

Bit	Field	Value	Description
31-0	TTSMS4(31-0)		Trigger Transfer to System Memory Set 4. The register bits 0 to 31 correspond to message buffers 96 to 127.
		0	No transfer request.
		1	Transfer based on address defined in TBA.

**Figure 23-64. Trigger Transfer to System Memory Reset 4 (TTSMR4) [offset\_TU = 9Ch]**

31	TTSMR4(31-16)	16
	R/C-0	
15	TTSMR4(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-48. Trigger Transfer to System Memory Reset 4 (TTSMR4) Field Descriptions**

Bit	Field	Value	Description
31-0	TTSMR4(31-0)	0xFFFF FFFFh	Trigger Transfer to System Memory Reset 4. The TTSMR4 register shows the identical values to TTSMR4 if read.

### 23.19.1.19 Trigger Transfer to Communication Controller Set/Reset 1/2/3/4 (TTCCS/R1-4)

The Trigger Transfer to Communication Controller registers select the current message buffer for a Transfer Unit State Machine transfer transaction from system memory. Four 32-bit registers reflect all possible 128 message buffers.

The bits are set by writing ‘1’ to TTCCSx and reset by writing ‘1’ to TTCCRx or after the transfer occurred. Writing a ‘0’ has no effect. Reading from both addresses will result in the same value.

**Figure 23-65. Trigger Transfer to Communication Controller Set 1 (TTCCS1) [offset\_TU = A0h]**

31	TTCCS1(31-16)	16
	R/S-0	
15	TTCCS1(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-49. Trigger Transfer to Communication Controller Set 1 (TTCCS1) Field Descriptions**

Bit	Field	Value	Description
31-0	TTCCS1(31-0)		Trigger Transfer to Communication Controller Set 1. The register bits 0 to 31 correspond to message buffers 0 to 31. Each bit of the register controls the message buffer transfer to the communication controller in the following manner:
	0	No transfer request.	
	1	Transfer based on address defined in TBA.	

**Figure 23-66. Trigger Transfer to Communication Controller Reset 1 (TTCCR1) [offset\_TU = A4h]**

31	TTCCR1(31-16)	16
	R/C-0	
15	TTCCR1(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-50. Trigger Transfer to Communication Controller Reset 1 (TTCCR1) Field Descriptions**

Bit	Field	Value	Description
31-0	TTCCR1(31-0)	0xFFFF FFFFh	Trigger Transfer to Communication Controller Reset 1The TTCCR1 register shows the identical values to TTCCS1 if read.

**Figure 23-67. Trigger Transfer to Communication Controller Set 2 (TTCCS2) [offset\_TU = A8h]**

31	TTCCS2(31-16)	16
	R/S-0	
15	TTCCS2(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-51. Trigger Transfer to Communication Controller Set 2 (TTCCS2) Field Descriptions**

Bit	Field	Value	Description
31-0	TTCCS2(31-0)	0	Trigger Transfer to Communication Controller Set 2. The register bits 0 to 31 correspond to message buffers 32 to 63. 0 No transfer request. 1 Transfer based on address defined in TBA.

**Figure 23-68. Trigger Transfer to Communication Controller Reset 2 (TTCCR2) [offset\_TU = ACh]**

31	TTCCR2(31-16)	16
	R/C-0	
15	TTCCR2(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-52. Trigger Transfer to Communication Controller Reset 2 (TTCCR2) Field Descriptions**

Bit	Field	Value	Description
31-0	TTCCR2(31-0)	0xFFFF FFFFh	Trigger Transfer to Communication Controller Reset 2. The TTCCR2 register shows the identical values to TTCCS2 if read.

**Figure 23-69. Trigger Transfer to Communication Controller Set 3 (TTCCS3) [offset\_TU = B0h]**

31	TTCCS3(31-16)	16
	R/S-0	
15	TTCCS3(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-53. Trigger Transfer to Communication Controller Set 3 (TTCCS3) Field Descriptions**

Bit	Field	Value	Description
31-0	TTCCS3(31-0)	0	Trigger Transfer to Communication Controller Set 3. The register bits 0 to 31 correspond to message buffers 64 to 95. Each bit of the register controls the message buffer transfer to the communication controller in the following manner: 0 No transfer request. 1 Transfer based on address defined in TBA.

**Figure 23-70. Trigger Transfer to Communication Controller Reset 3 (TTCCR3) [offset\_TU = B4h]**

TTCCR3(31-16)		
R/C-0		
TTCCR3(15-0)		
R/C-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-54. Trigger Transfer to Communication Controller Reset 3 (TTCCR3) Field Descriptions**

Bit	Field	Value	Description
31-0	TTCCR3(31-0)	0xFFFF FFFFh	Trigger Transfer to Communication Controller Reset 3. The TTCCR3 register shows the identical values to TTCCS3 if read.

**Figure 23-71. Trigger Transfer to Communication Controller Set 4 (TTCCS4) [offset\_TU = B8h]**

TTCCS4(31-16)		
R/S-0		
TTCCS4(15-0)		
R/S-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-55. Trigger Transfer to Communication Controller Set 4 (TTCCS4) Field Descriptions**

Bit	Field	Value	Description
31-0	TTCCS4(31-0)		Trigger Transfer to Communication Controller Set 4. The register bits 0 to 31 correspond to message buffers 96 to 127. Each bit of the register controls the message buffer transfer to the communication controller in the following manner:
		0	No transfer request.
		1	Transfer based on address defined in TBA.

**Figure 23-72. Trigger Transfer to Communication Controller Reset 4 (TTCCR4) [offset\_TU = BCh]**

TTCCR4(31-16)		
R/C-0		
TTCCR4(15-0)		
R/C-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-56. Trigger Transfer to Communication Controller Reset 4 (TTCCR4) Field Descriptions**

Bit	Field	Value	Description
31-0	TTCCR4(31-0)	0xFFFF FFFFh	Trigger Transfer to Communication Controller Reset 4. The TTCCR4 register shows the identical values to TTCCS4 if read.

### 23.19.1.20 Enable Transfer on Event to System Memory Set/Reset 1-4 (ETESMS/R1-4)

The Enable Transfer on Event to System Memory Set registers enable a message buffer transfer to the system memory after a receive or transmit event. Four 32-bit registers reflect all possible 128 message buffers.

The bits are set by writing ‘1’ to ETESMSx and reset by writing ‘1’ to ETESMRx. Writing a ‘0’ has no effect. Reading from both addresses will result in the same value.

**Figure 23-73. Enable Transfer on Event to System Memory Set 1 (ETESMS1) [offset\_TU = C0h]**

31	16
ETESMS1(31-16)	
R/S-0	
15	0
ETESMS1(15-0)	
R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-57. Enable Transfer on Event to System Memory Set 1 Field Descriptions**

Bit	Field	Value	Description
31-0	ETESMS1(31-0)		Enable Transfer on Event to System Memory Set 1. The register bits 0 to 31 correspond to message buffers 0 to 31. Each bit of the register enables a message buffer transfer on event to the system memory:
		0	Transfer on event is disabled.
		1	Transfer on event is enabled.

**Figure 23-74. Enable Transfer on Event to System Memory Reset 1 (ETESMR1) [offset\_TU = C4h]**

31	16
ETESMR1(31-16)	
R/C-0	
15	0
ETESMR1(15-0)	
R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-58. Enable Transfer on Event to System Memory Reset 1 (ETESMR1) Field Descriptions**

Bit	Field	Value	Description
31-0	ETESMR1(31-0)	0xFFFF FFFFh	Enable Transfer on Event to System Memory Reset 1. The ETESMR1 register shows the identical values to ETESMS1 if read.

**Figure 23-75. Enable Transfer on Event to System Memory Set 2 (ETESMS2) [offset\_TU = C8h]**

31		16
ETESMS2(31-16)		
R/S-0		
15		
ETESMS2(15-0)		0
R/S-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-59. Enable Transfer on Event to System Memory Set 2 Field Descriptions**

Bit	Field	Value	Description
31-0	ETESMS2(31-0)		Enable Transfer on Event to System Memory Set 2. The register bits 0 to 31 correspond to message buffers 32 to 63. Each bit of the register enables a message buffer transfer on event to the system memory:
		0	Transfer on event is disabled.
		1	Transfer on event is enabled.

**Figure 23-76. Enable Transfer on Event to System Memory Reset 2 (ETESMR2) [offset\_TU = CCh]**

31		16
ETESMR2(31-16)		
R/C-0		
15		
ETESMR2(15-0)		0
R/C-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-60. Enable Transfer on Event to System Memory Reset 2 (ETESMR2) Field Descriptions**

Bit	Field	Value	Description
31-0	ETESMR2(31-0)	0-FFFF FFFFh	Enable Transfer on Event to System Memory Reset 2. The ETESMR2 register shows the identical values to ETESMS2 if read.

**Figure 23-77. Enable Transfer on Event to System Memory Set 3 (ETESMS3) [offset\_TU = D0h]**

31		16
ETESMS3(31-16)		
R/S-0		
15		
ETESMS3(15-0)		0
R/S-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-61. Enable Transfer on Event to System Memory Set 3 Field Descriptions**

Bit	Field	Value	Description
31-0	ETESMS3(31-0)		Enable Transfer on Event to System Memory Set 3. The register bits 0 to 31 correspond to message buffers 64 to 95. Each bit of the register enables a message buffer transfer on event to the system memory:
		0	Transfer on event is disabled.
		1	Transfer on event is enabled.

**Figure 23-78. Enable Transfer on Event to System Memory Reset 3 (ETESMR3) [offset\_TU = D4h]**

31		16
ETESMR3(31-16)		
R/C-0		
15		0
ETESMR3(15-0)		
R/C-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-62. Enable Transfer on Event to System Memory Reset 3 (ETESMR3) Field Descriptions**

Bit	Field	Value	Description
31-0	ETESMR3(31-0)	0xFFFF FFFFh	Enable Transfer on Event to System Memory Reset 3. The ETESMR3 register shows the identical values to ETESMS3 if read.

**Figure 23-79. Enable Transfer on Event to System Memory Set 4 (ETESMS4) [offset\_TU = D8h]**

31		16
ETESMS4(31-16)		
R/S-0		
15		0
ETESMS4(15-0)		
R/S-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-63. Enable Transfer on Event to System Memory Set 4 Field Descriptions**

Bit	Field	Value	Description
31-0	ETESMS4(31-0)		Enable Transfer on Event to System Memory Set 4. The register bits 0 to 31 correspond to message buffers 96 to 127. Each bit of the register enables a message buffer transfer on event to the system memory:
		0	Transfer on event is disabled.
		1	Transfer on event is enabled.

**Figure 23-80. Enable Transfer on Event to System Memory Reset 4 (ETESMR4) [offset\_TU = DCh]**

31		16
ETESMR4(31-16)		
R/C-0		
15		0
ETESMR4(15-0)		
R/C-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-64. Enable Transfer on Event to System Memory Reset 4 (ETESMR4) Field Descriptions**

Bit	Field	Value	Description
31-0	ETESMR4(31-0)	0xFFFF FFFFh	Enable Transfer on Event to System Memory Reset 4. The ETESMR4 register shows the identical values to ETESMS4 if read.

### 23.19.1.21 Clear on Event to System Memory Set/Reset 1/2/3/4 (CESMS/R1-4)

The Clear on Event to System Memory registers disables an enabled transfer on event (enabled in ETESM) after a receive or transmit event. Four 32-bit registers reflect all possible 128 message buffers.

The bits are set by writing ‘1’ to CESMSx and reset by writing ‘1’ to CESMRx. Writing a ‘0’ has no effect. Reading from both addresses will result in the same value.

**Figure 23-81. Clear on Event to System Memory Set 1 (CESMS1) [offset\_TU = E0h]**

31	CESMS1(31-16)	16
	R/S-0	
15	CESMS1(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-65. Clear on Event to System Memory Set 1 (CESMS1) Field Descriptions**

Bit	Field	Value	Description
31-0	CESMS1(31-0)		Clear on Event to System Memory Set 1. The register bits 0 to 31 correspond to message buffers 0 to 31. Each bit of the register enables an automatic clear of the corresponding ETESM1 bit after a receive or transmit event:
	0	No clear.	
	1	Activate clear.	

**Figure 23-82. Clear on Event to System Memory Reset 1 (CESMR1) [offset\_TU = E4h]**

31	CESMR1(31-16)	16
	R/C-0	
15	CESMR1(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-66. Clear on Event to System Memory Reset 1 (CESMR1) Field Descriptions**

Bit	Field	Value	Description
31-0	CESMR1(31-0)	0xFFFF FFFFh	Clear on Event to System Memory Reset 1. The CESMR1 register shows the identical values to CESMS1 if read.

**Figure 23-83. Clear on Event to System Memory Set 2 (CESMS2) [offset\_TU = E8h]**

31		16
CESMS2(31-16)		
R/S-0		
15		0
CESMS2(15-0)		
R/S-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-67. Clear on Event to System Memory Set 2 (CESMS2) Field Descriptions**

Bit	Field	Value	Description
31-0	CESMS2(31-0)		Clear on Event to System Memory Set 2. The register bits 0 to 31 correspond to message buffers 32 to 63. Each bit of the register enables an automatic clear of the corresponding ETESM2 bit after a receive or transmit event:
		0	No clear.
		1	Activate clear.

**Figure 23-84. Clear on Event to System Memory Reset 2 (CESMR2) [offset\_TU = ECh]**

31		16
CESMR2(31-16)		
R/C-0		
15		0
CESMR2(15-0)		
R/C-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-68. Clear on Event to System Memory Reset 2 (CESMR2) Field Descriptions**

Bit	Field	Value	Description
31-0	CESMR2(31-0)	0xFFFF FFFFh	Clear on Event to System Memory Reset 2. The CESMR2 register shows the identical values to CESMS2 if read.

**Figure 23-85. Clear on Event to System Memory Set 3 (CESMS3) [offset\_TU = F0h]**

31		16
CESMS3(31-16)		
R/S-0		
15		0
CESMS3(15-0)		
R/S-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-69. Clear on Event to System Memory Set 3 (CESMS3) Field Descriptions**

Bit	Field	Value	Description
31-0	CESMS3(31-0)		Clear on Event to System Memory Set 3. The register bits 0 to 31 correspond to message buffers 64 to 95. Each bit of the register enables an automatic clear of the corresponding ETESM3 bit after a receive or transmit event:
		0	No clear.
		1	Activate clear.

**Figure 23-86. Clear on Event to System Memory Reset 3 (CESMR3) [offset\_TU = F4h]**

31	CESMR3(31-16)	16
	R/C-0	
15	CESMR3(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-70. Clear on Event to System Memory Reset 3 (CESMR3) Field Descriptions**

Bit	Field	Value	Description
31-0	CESMR3(31-0)	0xFFFF FFFFh	Clear on Event to System Memory Reset 3. The CESMR3 register shows the identical values to CESMS3 if read.

**Figure 23-87. Clear on Event to System Memory Set 4 (CESMS4) [offset\_TU = F8h]**

31	CESMS4(31-16)	16
	R/S-0	
15	CESMS4(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-71. Clear on Event to System Memory Set 4 (CESMS4) Field Descriptions**

Bit	Field	Value	Description
31-0	CESMS4(31-0)		Clear on Event to System Memory Set 4. The register bits 0 to 31 correspond to message buffers 96 to 127. Each bit of the register enables an automatic clear of the corresponding ETESM4 bit after a receive or transmit event:
	0	No clear.	
	1	Activate clear.	

**Figure 23-88. Clear on Event to System Memory Reset 4 (CESMR4) [offset\_TU = FCh]**

31	CESMR4(31-16)	16
	R/C-0	
15	CESMR4(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-72. Clear on Event to System Memory Reset 4 (CESMR4) Field Descriptions**

Bit	Field	Value	Description
31-0	CESMR4(31-0)	0xFFFF FFFFh	Clear on Event to System Memory Reset 4. The CESMR4 register shows the identical values to CESMS4 if read.

### 23.19.1.22 Transfer to System Memory Interrupt Enable Set/Reset 1/2/3/4 (TSMIES/R1-4)

The Transfer to System Memory Interrupt Enable registers enable the interrupt generation on interrupt line TU\_Int0, after a transfer to the system memory occurred (flagged in TSMO). Four 32-bit Registers reflect all 128 MB's.

The bits are set by writing '1' to TSMIESx and reset by writing '1' to TSMIERx. Writing a '0' has no effect. Reading from both addresses will result in the same value.

**Figure 23-89. Transfer to System Memory Interrupt Enable Set 1 (TSMIES1) [offset\_TU = 100h]**

31	16
TSMIES1(31-16)	
R/S-0	
15	0
TSMIES1(15-0)	
R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-73. Transfer to System Memory Interrupt Enable Set 1 (TSMIES1) Field Descriptions**

Bit	Field	Value	Description
31-0	TTSMIES1(31-0)		Transfer to System Memory Interrupt Enable Set 1. The register bits 0 to 31 correspond to message buffers 0 to 31. Each bit of the register enables a potential interrupt, which occurs if the corresponding TSMO1 bit is set:
	0	No interrupt.	
	1	Interrupt is generated.	

**Figure 23-90. Transfer to System Memory Interrupt Enable Reset 1 (TSMIER1) [offset\_TU = 104h]**

31	16
TSMIER1(31-16)	
R/C-0	
15	0
TSMIER1(15-0)	
R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-74. Transfer to System Memory Interrupt Enable Reset 1 (TSMIER1) Field Descriptions**

Bit	Field	Value	Description
31-0	TSMIER1(31-0)	0xFFFF FFFFh	Transfer to System Memory Interrupt Enable Reset 1. The TSMIER1 register shows the identical values to TSMIES1 if read.

**Figure 23-91. Transfer to System Memory Interrupt Enable Set 2 (TSMIES2) [offset\_TU = 108h]**

31	TSMIES2(31-16)	16
	R/S-0	
15	TSMIES2(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-75. Transfer to System Memory Interrupt Enable Set 2 (TSMIES2) Field Descriptions**

Bit	Field	Value	Description
31-0	TSMIES2(31-0)		Transfer to System Memory Interrupt Enable Set 2. The register bits 0 to 31 correspond to message buffers 32 to 63. Each bit of the register enables a potential interrupt, which occurs if the corresponding TSMO2 bit is set:
		0	No interrupt.
		1	Interrupt is generated.

**Figure 23-92. Transfer to System Memory Interrupt Enable Reset 2 (TSMIER2) [offset\_TU = 10Ch]**

31	TSMIER2(31-16)	16
	RC-0	
15	TSMIER2(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-76. Transfer to System Memory Interrupt Enable Reset 2 (TSMIER2) Field Descriptions**

Bit	Field	Value	Description
31-0	TSMIER2(31-0)	0xFFFF FFFFh	Transfer to System Memory Interrupt Enable Reset 2. The TSMIER2 register shows the identical values to TSMIES2 if read.

**Figure 23-93. Transfer to System Memory Interrupt Enable Set 3 (TSMIES3) [offset\_TU = 110h]**

31	TSMIES3(31-16)	16
	R/S-0	
15	TSMIES3(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-77. Transfer to System Memory Interrupt Enable Set 3 (TSMIES3) Field Descriptions**

Bit	Field	Value	Description
31-0	TSMIES3(31-0)		Transfer to System Memory Interrupt Enable Set 3. The register bits 0 to 31 correspond to message buffers 64 to 95. Each bit of the register enables a potential interrupt, which occurs if the corresponding TSMO3 bit is set:
		0	No interrupt.
		1	Interrupt is generated.

**Figure 23-94. Transfer to System Memory Interrupt Enable Reset 3 (TSMIER3) [offset\_TU = 114h]**

31	TSMIER3(31-16)	16
	R/C-0	
15	TSMIER3(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-78. Transfer to System Memory Interrupt Enable Reset 3 (TSMIER3) Field Descriptions**

Bit	Field	Value	Description
31-0	TSMIER3(31-0)	0xFFFF FFFFh	Transfer to System Memory Interrupt Enable Reset 3. The TSMIER3 register shows the identical values to TSMIES3 if read.

**Figure 23-95. Transfer to System Memory Interrupt Enable Set 4 (TSMIES4) [offset\_TU = 118h]**

31	TSMIES4(31-16)	16
	R/S-0	
15	TSMIES4(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-79. Transfer to System Memory Interrupt Enable Set 4 (TSMIES4) Field Descriptions**

Bit	Field	Value	Description
31-0	TSMIES4(31-0)		Transfer to System Memory Interrupt Enable Set 4. The register bits 0 to 31 correspond to message buffers 96 to 127. Each bit of the register enables a potential interrupt, which occurs if the corresponding TSMO4 bit is set:
	0	No interrupt.	
	1	Interrupt is generated.	

**Figure 23-96. Transfer to System Memory Interrupt Enable Reset 4 (TSMIER4) [offset\_TU = 11Ch]**

31	TSMIER4(31-16)	16
	R/C-0	
15	TSMIER4(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-80. Transfer to System Memory Interrupt Enable Reset 4 (TSMIER4) Field Descriptions**

Bit	Field	Value	Description
31-0	TSMIER4(31-0)	0xFFFF FFFFh	Transfer to System Memory Interrupt Enable Reset 4. The TSMIER4 register shows the identical values to TSMIES4 if read.

### 23.19.1.23 Transfer to Communication Controller Interrupt Enable Set/Reset 1/2/3/4 (TCCIES/R1-4)

The Transfer to Communication Controller Interrupt Enable registers enables the interrupt generation on interrupt line TU\_Int0, after a transfer to the communication controller occurred (flagged in TCCO). Four 32-bit Registers reflect all 128 MBs.

The bits are set by writing '1' to TCCIESx and reset by writing '1' to TCCIERx. Writing a '0' has no effect. Reading from both addresses will result in the same value.

**Figure 23-97. Transfer to Communication Controller Interrupt Enable Set 1 (TCCIES1) [offset\_TU = 120h]**

31	TCCIES1(31-16)	16
	R/S-0	
15	TCCIES1(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-81. Transfer to Communication Controller Interrupt Enable Set 1 (TCCIES1) Field Descriptions**

Bit	Field	Value	Description
31-0	TCCIES1(31-0)	0 1	Transfer to Communication Controller Interrupt Enable Set 1. The register bits 0 to 31 correspond to message buffers 0 to 31. Each bit of the register enables a potential interrupt, which occurs if the corresponding TCCO1 bit is set:  0 No interrupt. 1 Interrupt is generated.

**Figure 23-98. Transfer to Communication Controller Interrupt Enable Reset 1 (TCCIER1) [offset\_TU = 124h]**

31	TCCIER1(31-16)	16
	R/C-0	
15	TCCIER1(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-82. Transfer to Communication Controller Interrupt Enable Reset 1 (TCCIER1) Field Descriptions**

Bit	Field	Value	Description
31-0	TCCIER1(31-0)	0-FFFF FFFFh	Transfer to Communication Controller Interrupt Enable Reset 1. The TCCIER1 register shows the identical values to TCCIES1 if read.

**Figure 23-99. Transfer to Communication Controller Interrupt Enable Set 2 (TCCIES2) [offset\_TU = 128h]**

31	16
TCCIES2(31-16)	
	R/S-0
TCCIES2(15-0)	
	R/S-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-83. Transfer to Communication Controller Interrupt Enable Set 2 (TCCIES2) Field Descriptions**

Bit	Field	Value	Description
31-0	TCCIES2(31-0)		Transfer to Communication Controller Interrupt Enable Set 2. The register bits 0 to 31 correspond to message buffers 32 to 63. Each bit of the register enables a potential interrupt, which occurs if the corresponding TCCO2 bit is set:
		0	No interrupt.
		1	Interrupt is generated.

**Figure 23-100. Transfer to Communication Controller Interrupt Enable Reset 2 (TCCIER2) [offset\_TU = 12Ch]**

31	16
TCCIER2(31-16)	
	R/C-0
TCCIER2(15-0)	
	R/C-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-84. Transfer to Communication Controller Interrupt Enable Reset 2 (TCCIER2) Field Descriptions**

Bit	Field	Value	Description
31-0	TCCIER2(31-0)	0xFFFF FFFFh	Transfer to Communication Controller Interrupt Enable Reset 2. The TCCIER2 register shows the identical values to TCCIES2 if read.

**Figure 23-101. Transfer to Communication Controller Interrupt Enable Set 3 (TCCIES3) [offset\_TU = 130h]**

31	TCCIES3(31-16)	16
	R/S-0	
15	TCCIES3(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-85. Transfer to Communication Controller Interrupt Enable Set 3 (TCCIES3) Field Descriptions**

Bit	Field	Value	Description
31-0	TCCIES3(31-0)		Transfer to Communication Controller Interrupt Enable Set 3. The register bits 0 to 31 correspond to message buffers 64 to 95. Each bit of the register enables a potential interrupt, which occurs if the corresponding TCCO3 bit is set:
		0	No interrupt.
		1	Interrupt is generated.

**Figure 23-102. Transfer to Communication Controller Interrupt Enable Reset 3 (TCCIER3) [offset\_TU = 134h]**

31	TCCIER3(31-16)	16
	R/C-0	
15	TCCIER3(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-86. Transfer to Communication Controller Interrupt Enable Reset 3 (TCCIER3) Field Descriptions**

Bit	Field	Value	Description
31-0	TCCIER3(31-0)	0xFFFF FFFFh	Transfer to Communication Controller Interrupt Enable Reset 3. The TCCIER3 register shows the identical values to TCCIES3 if read.

**Figure 23-103. Transfer to Communication Controller Interrupt Enable Set 4 (TCCIES4) [offset\_TU = 138h]**

31	TCCIES4(31-16)	16
	R/S-0	
15	TCCIES4(15-0)	0
	R/S-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-87. Transfer to Communication Controller Interrupt Enable Set 4 (TCCIES4) Field Descriptions**

Bit	Field	Value	Description
31-0	TCCIES4(31-0)		Transfer to Communication Controller Interrupt Enable Set 4. The register bits 0 to 31 correspond to message buffers 96 to 127. Each bit of the register enables a potential interrupt, which occurs if the corresponding TCCO4 bit is set:
		0	No interrupt.
		1	Interrupt is generated.

**Figure 23-104. Transfer to Communication Controller Interrupt Enable Reset 4 (TCCIER4) [offset\_TU = 13Ch]**

31	TCCIER4(31-16)	16
	R/C-0	
15	TCCIER4(15-0)	0
	R/C-0	

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 23-88. Transfer to Communication Controller Interrupt Enable Reset 4 (TCCIER4) Field Descriptions**

Bit	Field	Value	Description
31-0	TCCIER4(31-0)	0xFFFF FFFFh	Transfer to Communication Controller Interrupt Enable Reset 4. The TCCIER4 register shows the identical values to TCCIES4 if read.

### 23.19.1.24 Transfer Configuration RAM (TCR)

The TCR consists of 128 entries, each 19 bit wide. The TCR is parity protected. The parity protection can be switched on/off by the 4-bit key (PEL(3-0)) in the Global Control Set/Reset (GCS/RF) registers.

**Figure 23-105. Transfer Configuration RAM (TCR) [offset\_TU\_RAM = 0000h - 01FFh]**

31	19	18	17	16
Reserved		STXR	THTSM	TPTSM
R-0		R/W-0	R/W-0	R/W-0
15	14	13		0
THTCC	TPTCC	TSO(13-0)		
R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-89. Transfer Configuration RAM (TCR) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads return 0. Writes have no effect.
18	STXR	0	Set Transmit Request. Control set/reset of buffer transmit requests in the communication controller.
			Transfer Unit State Machine will set IBCM.STXRH to 0 during a transfer to the communication controller.
			Transfer Unit State Machine will set IBCM.STXRH to 1 during a transfer to the communication controller.
17	THTSM	0	Transfer Header to System Memory.
			Transfer Unit State Machine will not transfer buffer header to system memory.
16	TPTSM	1	Transfer Payload to System Memory.
			Transfer Unit State Machine will not transfer buffer payload to system memory.
15	THTCC	0	Transfer Header to Communication Controller.
			Transfer Unit State Machine will not transfer buffer header to the communication controller.
			Transfer Unit State Machine will transfer buffer header to the communication controller.
14	TPTCC	0	Transfer Payload to Communication Controller.
			Transfer Unit State Machine will not transfer buffer payload to the communication controller.
			Transfer Unit State Machine will transfer buffer payload to the communication controller.
13-0	TSO(13-0)	0	Transfer Start Offset. 14-bit buffer address offset in system memory. The resulting address in system memory is computed by adding the 32-bit aligned buffer address offset (TSO(13-0) = buffer address offset bits 15:2) to the base address defined in the TBA register.
			Example: A TSO(13-0) contents of 0x40 results in a Transfer Start Offset of 0x40 *4 = 0x100

### 23.19.1.25 TCR Parity Test Mode

In parity test mode (PEFT bit is set in Global Control Register (GC)) the parity information are visible and can be read or written. The corresponding TCR entry can be found by subtracting 0x200 from the TCR offset.

**Figure 23-106. Parity Information in TCR Parity Test Mode [offset\_TU\_RAM = 0200h - 03FFh]**

31	Reserved			16
	R-0			R/W-0
15	9	8	7	1 0
	Reserved	PAB1	Reserved	PAB0
	R-0	R/W-0	R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-90. Parity Information in TCR Parity Test Mode Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reads return 0. Writes have no effect.
16	PAB2		Parity Bit for TCRx Byte 2. Parity information for byte 2 of TCRx(18-16). Reserved TCR bits are ignored for parity calculation.
15-9	Reserved	0	Reads return 0. Writes have no effect.
8	PAB1		Parity Bit for TCRx Byte 1. Parity information for byte 1 of TCRx(15:8).
7-1	Reserved	0	Reads return 0. Writes have no effect.
0	PAB0		Parity Bit for Byte 0.

### 23.19.2 Communication Controller Registers

The FlexRay Communication Controller module allocates an address space of 2 Kbytes (0000h to 07FFh). The registers are organized as 32-bit registers. 8/16-bit accesses are also supported. CPU access to the message RAM is done through the input and output buffers. They buffer data to be transferred to and from the message RAM under control of the message handler, avoiding conflicts between CPU accesses and message reception / transmission. Alternatively to increase performance the Transfer Unit can be used for transferring buffer data.

The test registers located on address 0010h and 0014h are writable only under the conditions.

The assignment of the message buffers is done according to the scheme shown in [Figure 23-107](#). The number N of available message buffers depends on the payload length of the configured message buffers. The maximum number of message buffers is 128. The maximum payload length supported is 254 bytes.

The message buffers are separated into three consecutive groups; see [Figure 23-107](#):

- Static buffers - Transmit / receive buffers assigned to static segment
- Static + Dynamic buffers - Transmit / receive buffers assigned to static or dynamic segment
- FIFO - Receive FIFO

The message buffer separation configuration can be changed in DEFAULT\_CONFIG or CONFIG state only by programming register MRC.

The first group starts with message buffer 0 and consists of static message buffers only. Message buffer 0 is dedicated to hold the startup / sync frame or the single slot frame, if the node transmits one, as configured by SUCC1.TXST, SUCC1.TXSY, and SUCC1.TSM. In addition, message buffer 1 may be used for sync frame transmission in case that sync frames or single-slot frames should have different payloads on the two channels. In this case bit MRC.SPLM has to be programmed to 1 and message buffers 0 and 1 have to be configured with the key slot ID and can be (re)configured in DEFAULT\_CONFIG or CONFIG state only.

The second group consists of message buffers assigned to the static or to the dynamic segment. Message buffers belonging to this group may be reconfigured during run time from dynamic to static or vice versa depending on the state of MRC.SEC(1-0).

The message buffers belonging to the third group are concatenated to a single receive FIFO.

**Figure 23-107. Message Buffer Assignment**

Message Buffer 0	↓ Static Buffers
Message Buffer 1	
...	↓ Static + Dynamic Buffers
	↓ FIFO
Message Buffer N-1	
Message Buffer N	

**Table 23-91. Communication Controller Register Map**

Offset	Acronym	Register Description	Section
<b>Special Registers</b>			
0-0Ch	Reserved	Reserved	
10h	TEST1	Test Register 1	<a href="#">Section 23.19.2.1.1</a>
14h	TEST2	Test Register 2	<a href="#">Section 23.19.2.1.2</a>
18h	Reserved	Reserved	
1Ch	LCK	Lock Register	<a href="#">Section 23.19.2.1.3</a>
<b>Interrupt Registers</b>			
20h	EIR	Error Interrupt Register	<a href="#">Section 23.19.2.2.1</a>
24h	SIR	Status Interrupt Register	<a href="#">Section 23.19.2.2.2</a>
28h	EILS	Error Interrupt Line Select Register	<a href="#">Section 23.19.2.2.3</a>
2Ch	SILS	Status Interrupt Line Select Register	<a href="#">Section 23.19.2.2.4</a>
30h	EIES	Error Interrupt Enable Set Register	<a href="#">Section 23.19.2.2.5</a>
34h	EIER	Error Interrupt Enable Reset Register	<a href="#">Section 23.19.2.2.5</a>
38h	SIES	Status Interrupt Enable Set Register	<a href="#">Section 23.19.2.2.6</a>
3Ch	SIER	Status Interrupt Enable Reset Register	<a href="#">Section 23.19.2.2.6</a>
40h	ILE	Interrupt Line Enable Register	<a href="#">Section 23.19.2.2.7</a>
44h	T0C	Timer 0 Configuration Register	<a href="#">Section 23.19.2.2.8</a>
48h	T1C	Timer 1 Configuration Register	<a href="#">Section 23.19.2.2.9</a>
4Ch	STPW1	Stop Watch Register 1	<a href="#">Section 23.19.2.2.10</a>
50h	STPW2	Stop Watch Register 2	<a href="#">Section 23.19.2.2.11</a>
54h-7Ch	Reserved	Reserved	
<b>Communication Controller Control Registers</b>			
80h	SUCC1	SUC Configuration Register 1	<a href="#">Section 23.19.2.3.1</a>
84h	SUCC2	SUC Configuration Register 2	<a href="#">Section 23.19.2.3.2</a>
88h	SUCC3	SUC Configuration Register 3	<a href="#">Section 23.19.2.3.3</a>
8Ch	NEMC	NEM Configuration Register	<a href="#">Section 23.19.2.3.4</a>
90h	PRTC1	PRT Configuration Register 1	<a href="#">Section 23.19.2.3.5</a>
94h	PRTC2	PRT Configuration Register 2	<a href="#">Section 23.19.2.3.6</a>
98h	MHDC	MHD Configuration Register 1	<a href="#">Section 23.19.2.3.7</a>
9Ch	Reserved	Reserved	
A0h	GTUC1	GTU Configuration Register 1	<a href="#">Section 23.19.2.3.8</a>
A4h	GTUC2	GTU Configuration Register 2	<a href="#">Section 23.19.2.3.9</a>
A8h	GTUC3	GTU Configuration Register 3	<a href="#">Section 23.19.2.3.10</a>
ACh	GTUC4	GTU Configuration Register 4	<a href="#">Section 23.19.2.3.11</a>
B0h	GTUC5	GTU Configuration Register 5	<a href="#">Section 23.19.2.3.12</a>
B4h	GTUC6	GTU Configuration Register 6	<a href="#">Section 23.19.2.3.13</a>
B8h	GTUC7	GTU Configuration Register 7	<a href="#">Section 23.19.2.3.14</a>
BCh	GTUC8	GTU Configuration Register 8	<a href="#">Section 23.19.2.3.15</a>
C0h	GTUC9	GTU Configuration Register 9	<a href="#">Section 23.19.2.3.16</a>
C4h	GTUC10	GTU Configuration Register 10	<a href="#">Section 23.19.2.3.17</a>
C8h	GTUC11	GTU Configuration Register 11	<a href="#">Section 23.19.2.3.18</a>
CCh-FCh	Reserved	Reserved	
<b>Communication Controller Status Registers</b>			
100h	CCSV	Communication Controller Status Vector Register	<a href="#">Section 23.19.2.4.1</a>
104h	CCEV	Communication Controller Error Vector Register	<a href="#">Section 23.19.2.4.2</a>
108h-10Ch	Reserved	Reserved	
110h	SCV	Slot Counter Value Register	<a href="#">Section 23.19.2.4.3</a>

**Table 23-91. Communication Controller Register Map (continued)**

Offset	Acronym	Register Description	Section
11h	MTCCV	Macrotick and Cycle Counter Value Register	<a href="#">Section 23.19.2.4.4</a>
118h	RCV	Rate Correction Value Register	<a href="#">Section 23.19.2.4.5</a>
11Ch	OCV	Offset Correction Value Register	<a href="#">Section 23.19.2.4.6</a>
120h	SFS	Sync Frame Status Register	<a href="#">Section 23.19.2.4.7</a>
124h	SWNIT	Symbol Window and NIT Status Register	<a href="#">Section 23.19.2.4.8</a>
128h	ACS	Aggregated Channel Status Register	<a href="#">Section 23.19.2.4.9</a>
12Ch	Reserved	Reserved	
130h-168h	ESIDn	Even Sync ID Register [1...15]	<a href="#">Section 23.19.2.4.10</a>
16Ch	Reserved	Reserved	
170h-1A8h	OSIDn	Odd Sync ID Register [1...15]	<a href="#">Section 23.19.2.4.11</a>
1ACh	Reserved	Reserved	
1B0h-1B8h	NMVn	Network Management VectorRegister [1...3]	<a href="#">Section 23.19.2.4.12</a>
1BCh-2FCh	Reserved	Reserved	
<b>Message Buffer Control Registers</b>			
300h	MRC	Message RAM Configuration Register	<a href="#">Section 23.19.2.5.1</a>
304h	FRF	FIFO Rejection Filter Register	<a href="#">Section 23.19.2.5.2</a>
308h	FRFM	FIFO Rejection Filter Mask Register	<a href="#">Section 23.19.2.5.3</a>
30Ch	FCL	FIFO Critical Level Register	<a href="#">Section 23.19.2.5.4</a>
<b>Message Buffer Status Registers</b>			
310h	MHDS	Message Handler Status	<a href="#">Section 23.19.2.6.1</a>
314h	LDTs	Last Dynamic Transmit Slot	<a href="#">Section 23.19.2.6.2</a>
318h	FSR	FIFO Status Register	<a href="#">Section 23.19.2.6.3</a>
31Ch	MHDF	Message Handler Constraints Flags	<a href="#">Section 23.19.2.6.4</a>
320h	TXRQ1	Transmission Request Register 1	<a href="#">Figure 23-161</a>
324h	TXRQ2	Transmission Request Register 2	<a href="#">Figure 23-162</a>
328h	TXRQ3	Transmission Request Register 3	<a href="#">Figure 23-163</a>
32Ch	TXRQ4	Transmission Request Register 4	<a href="#">Figure 23-164</a>
330h	NDAT1	New Data Register 1	<a href="#">Figure 23-165</a>
334h	NDAT2	New Data Register 2	<a href="#">Figure 23-166</a>
338h	NDAT3	New Data Register 3	<a href="#">Figure 23-167</a>
33Ch	NDAT4	New Data Register 4	<a href="#">Figure 23-168</a>
340h	MBSC1	Message Buffer Status Changed Register 1	<a href="#">Figure 23-169</a>
344h	MBSC2	Message Buffer Status Changed Register 2	<a href="#">Figure 23-170</a>
348h	MBSC3	Message Buffer Status Changed Register 3	<a href="#">Figure 23-171</a>
34Ch	MBSC4	Message Buffer Status Changed Register 4	<a href="#">Figure 23-172</a>
350h-3ECh	Reserved	Reserved	
<b>Identification Registers</b>			
3F0h	CREL	Core Release Register	<a href="#">Section 23.19.2.7.1</a>
3F4h	ENDN	Endian Register	<a href="#">Section 23.19.2.7.2</a>
3F8h-3FCh	Reserved	Reserved	
<b>Input Buffer</b>			
400h-4FCh	WRDSn	Write Data Section Register [1...64]	<a href="#">Section 23.19.2.8.1</a>
500h	WRHS1	Write Header Section Register 1	<a href="#">Section 23.19.2.8.2</a>
504h	WRHS2	Write Header Section Register 2	<a href="#">Section 23.19.2.8.3</a>
508h	WRHS3	Write Header Section Register 3	<a href="#">Section 23.19.2.8.4</a>
50Ch	Reserved	Reserved	

**Table 23-91. Communication Controller Register Map (continued)**

<b>Offset</b>	<b>Acronym</b>	<b>Register Description</b>	<b>Section</b>
510h	IBCM	Input Buffer Command Mask Register	<a href="#">Section 23.19.2.8.5</a>
514h	IBCR	Input Buffer Command Request Register	<a href="#">Section 23.19.2.8.6</a>
518h-5FCh	Reserved	Reserved	
<b>Output Buffer</b>			
600h-6FCh	RDDSn	Read Data Section Register [1... 64]	<a href="#">Section 23.19.2.9.1</a>
700h	RDHS1	Read Header Section Register 1	<a href="#">Section 23.19.2.9.2</a>
704h	RDHS2	Read Header Section Register 2	<a href="#">Section 23.19.2.9.3</a>
708h	RDHS3	Read Header Section Register 3	<a href="#">Section 23.19.2.9.4</a>
70Ch	MBS	Message Buffer Status Register	<a href="#">Section 23.19.2.9.5</a>
710h	OBCM	Output Buffer Command Mask Register	<a href="#">Section 23.19.2.9.6</a>
714h	OBCR	Output Buffer Command Request Register	<a href="#">Section 23.19.2.9.7</a>
718h-7FCh	Reserved	Reserved	

### 23.19.2.1 Special Registers

#### 23.19.2.1.1 Test Register 1 (TEST1)

Test register 1 holds the control bits to configure the test modes of the FlexRay module. Write access to these bits is only possible if the WRTEN bit is set. [Figure 23-108](#) and [Table 23-92](#) illustrate this register.

When the FlexRay module is operated in one of its test modes that requires WRTEN to be set (RAM Test Mode, I/O Test Mode, Asynchronous Transmit Mode, and Loop Back Mode) only the selected test mode functionality is available.

---

**NOTE:** To return from test mode operation to regular FlexRay operation we strongly recommend to apply a hardware reset (Power on Reset or nReset) to reset all FlexRay internal state machines to their initial state.

---

The test functions are not available in addition to the normal operational mode functions, they change the functions of parts of the FlexRay module. Therefore normal operation as specified outside this chapter and as required by the FlexRay protocol specification and the FlexRay conformance test is not possible. Test mode functions may not be combined with each other or with FlexRay protocol functions.

---

**NOTE:** The FlexRay module should be kept in CONFIG state, while RAM Test Mode TMC(1-0) = 01 is enabled.

---

The test mode features are intended for hardware testing or for FlexRay bus analyzer tools. They are not intended to be used in FlexRay applications.

**Figure 23-108. Test Register 1 (TEST1) [offset\_CC = 10h]**

31	28	27	24	23	22	21	20	19	18	17	16
CERB		CERA		Reserved	TXENB	TXENA	TXB	TXA	RXB	RXA	
R-0		R-0		R-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
15	10	9	8	7	6	5	4	3	2	1	0
Reserved	AOB	AOA		Reserved	TMC		Reserved	ELBE	WRTEN		
R-0		R/W-1		R-0	R/W-0		R-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R = Read only; R/W = Read/Write; -n = value after reset

**Table 23-92. Test Register 1 (TEST1) Field Descriptions**

Bit	Field	Value	Description
31-28	CERB		Coding Error Report Channel B Set when a coding error is detected on channel B. Reset to zero when register TEST1 is read or written. Once the CERB[3:0] is set it will remain unchanged until the Host accesses the TEST1 register 0 No coding error detected. 1h Header CRC error detected. 2h Frame CRC error detected. 3h Frame Start Sequence FSS too long. 4h First bit of Byte Start Sequence BSS seen LOW. 5h Second bit of Byte Start Sequence BSS seen HIGH. 6h First bit of Frame End Sequence FES seen HIGH. 7h Second bit of Frame End Sequence FES seen LOW. 8h CAS / MTS symbol seen too short. 9h CAS / MTS symbol seen too long. Ah-Fh Reserved

**Table 23-92. Test Register 1 (TEST1) Field Descriptions (continued)**

Bit	Field	Value	Description
27-24	CERA		Coding Error Report Channel A Set when a coding error is detected on channel A. Reset to zero when register TEST1 is read or written. Once the CERA[3:0] is set it will remain unchanged until the Host accesses the TEST1 register 0 No coding error detected. 1h Header CRC error detected. 2h Frame CRC error detected. 3h Frame Start Sequence FSS too long. 4h First bit of Byte Start Sequence BSS seen LOW. 5h Second bit of Byte Start Sequence BSS seen HIGH. 6h First bit of Frame End Sequence FES seen HIGH. 7h Second bit of Frame End Sequence FES seen LOW. 8h CAS / MTS symbol seen too short. 9h CAS / MTS symbol seen too long. Ah-Fh Reserved <b>Note: Coding errors are also signaled when the communication controller is in MONITOR_MODE. The error codes regarding CAS / MTS symbols concern only the monitored bit pattern, irrelevant whether those bit patterns occurred in the symbol window or elsewhere.</b>
23-22	Reserved	0	Read returns 0. Writes have no effect.
21	TXENB		Control of channel B transmit enable pin. txen2 pin drives a 0 txen2 pin drives a 1
20	TXENA		Control of channel A transmit enable pin. txen1 pin drives a 0 txen1 pin drives a 1
19	TXB		Control of channel B transmit pin. txd2 pin drives a 0 txd2 pin drives a 1
18	TXA		Control of channel A transmit pin. txd1 pin drives a 0 txd1 pin drives a 1
17	RXB		Monitor channel B receive pin. rxd2 = 0 rxd2 = 1
16	RXA		Monitor channel A receive pin. rxd1 = 0 rxd1 = 1
15-10	Reserved	0	Read returns 0. Writes have no effect.
9	AOB		Activity on B. The channel idle condition is specified in the FlexRay protocol spec v2.1, BITSTRB process. 0 No activity detected, channel B idle 1 Activity detected, channel B not idle
8	AOA		Activity on A. The channel idle condition is specified in the FlexRay protocol spec v2.1, BITSTRB process. 0 No activity detected, channel A idle 1 Activity detected, channel A not idle
7-6	Reserved	0	Read returns 0. Writes have no effect.

**Table 23-92. Test Register 1 (TEST1) Field Descriptions (continued)**

Bit	Field	Value	Description
5-4	TMC	0	Test mode control. Normal operation mode, default
		1h	RAM test mode - All RAM blocks of the FlexRay module are directly accessible by the host. This mode is intended to enable testing of the embedded RAM blocks during production testing.
		2h	I/O test mode - The output pins txd1, txd2, txen1, txen2 are driven to the values defined by bits TXA, TXB, TXENA, TXENB. The values applied to the input pins rxd1, rxd2 can be read from register bits RXA, RXB
		3h	Unused - mapped to normal operation mode.
3-2	Reserved	0	Read returns 0. Writes have no effect.
1	ELBE		External Loop Back Enable. There are two possibilities to perform a loop back test. External loop back via physical layer or internal loop back for in-system self-test (default). In case of an internal loop back pins txen1,2 are in their inactive state, pins txd1,2 are set to HIGH, pins rxd1,2 are not evaluated. Bit ELBE is evaluated only when POC is in loop back mode and test mode control is in normal operation mode TMC[1:0] = "00".
		0	Internal loop back (default)
		1	External loop back
0	WRTEN		Write test register enable. Enables write access to the test registers. To set the bit from 0 to 1 the test mode key has to be written as defined in Lock Register (LCK). The unlock sequence is not required when WRTEN is kept at 1 while other bits of the register are changed. The bit can be reset to 0 at any time.
		0	Write access to the test register is disabled.
		1	Write access to the test register is enabled.

#### 23.19.2.1.1.1 Asynchronous Transmit Mode (ATM)

The asynchronous transmit mode is entered by writing 1110 to the controller host interface command vector CMD(3-0) in the SUC configuration register 1 (controller host interface command: ATM) while the communication controller is in CONFIG state and bit WRTEN in the test register 1 is set to 1. When called in any other state or when bit WRTEN is not set, CMD(3-0) will be reset to 0000 = command\_not\_accepted. POCS(5-0) in the communication controller status vector will show 00 1110 while the FlexRay module is in ATM mode.

Asynchronous transmit mode can be left by writing 0001 (controller host interface command: CONFIG) to the controller host interface command vector CMD(3-0) in the SUC configuration register 1.

In ATM mode transmission of a FlexRay frame is triggered by writing the number of the corresponding message buffer to the input buffer command request register while bit STXR in the input buffer command mask register is set to 1. In this mode wakeup, startup, and clock synchronization are bypassed, the controller host interface command SEND\_MTS results in the immediate transmission of a MTS symbol.

MTS symbols received while operating in ATM mode will set the status interrupt flags MTSA,B in the Status Interrupt Register like in monitor mode.

#### 23.19.2.1.1.2 Loop Back Mode

The loop back mode is entered by writing 1111 to the controller host interface command vector CMD(3-0) in the SUC configuration register 1 (controller host interface command: LOOP\_BACK) while the communication controller is in CONFIG state and bit WRTEN in the test register 1 is set to 1. This write operation has to be directly preceded by two consecutive write accesses to the Configuration Lock Key (unlock sequence). When called in any other state or when bit WRTEN is not set, CMD(3-0) will be reset to 0000 = command\_not\_accepted. POCS(5-0) in the communication controller status vector will show 00 1101 while the FlexRay module is in loop back mode.

Loop back mode can be left by writing 0001 (controller host interface command: CONFIG) to the controller host interface command vector CMD(3-0) in the SUC configuration register 1.

The loop back mode is intended to check the modules internal data paths. Normal, time triggered operation is not possible in loop back mode.

There are two possibilities to perform a loop back test. External loop back through the physical layer (TEST1.ELBE = 1) or internal loop back for in-system self-test (TEST1.ELBE = 0). In case of an internal loop back pins txen1,2\_n are in their inactive state, pins txd1,2 are set, pins rxd1,2 are not evaluated.

When the communication controller is in loop back mode, a loop back test is started by the host writing a message to the input buffer and requesting the transmission by writing to the input buffer command request register. The message handler will transfer the message into the message RAM and then into the transient buffer of the selected channel. The channel protocol controller (PRT) will read (in 32-bit words) the message from the transmit part of the transient buffer and load it into its Rx / Tx shift register. The serial transmission is looped back into the shift register; its content is written into the receive part of the channels transient buffer before the next word is loaded.

The PRT and the message handler will then treat this transmitted message like a received message, perform an acceptance filtering on frame ID and receive channel, and store the message into the message RAM (assuming the message passed the acceptance filter, thus testing the acceptance filter logic). The loop back test ends with the host requesting this received message from the message RAM and then checking the contents of the output buffer.

Each FlexRay channel is tested separately. The FlexRay module cannot receive messages from the FlexRay bus while it is in the loop back mode.

The cycle counter value of frames used in loop back mode can be programmed by writing to the CCV(5:0) bits of the MTCCV register (writable in ATM and loop back mode only).

---

**NOTE:** In case of an odd payload the last two bytes of the looped-back payload will be right aligned (shifted by 16 bits to the right) inside the last 32-bit data word.

---

The controller host interface command SEND\_MTS results in the immediate transmission of an MTS symbol. Transmitted MTS symbols will not cause status interrupt flags MTSA,B to be set in the Status Interrupt Register. MTS symbols received while operating in loop back mode will set status interrupt flags MTSA,B in System Interrupt Register like in monitor mode. The reception of an MTS symbol can be emulated by driving the FlexRay receive pins RxD1,2 to low for the duration of the symbol in external loop back mode, or by driving the FlexRay pins TxD1,2 and TxEN1,2 to low using the TXA,B and TXENA,B of Test Register1 in internal or external loop back mode.

### 23.19.2.1.2 Test Register 2 (TEST2)

Test register 2 holds all bits required for RAM test of the seven embedded RAM blocks of the communication controller. Write access to this register is only possible when bit WRTEN in the test register 1 is set.

Figure 23-109 and Table 23-93 illustrate this register.

**Figure 23-109. Test Register 2 (TEST2) [offset\_CC = 14h]**

31	Reserved										16	
R-0												
15	14	13	Reserved				7	6	4	3	1	0
RDPB	WRPB		Reserved				SSEL		Rsvd.		RS	
R-0	R/W-0		R-0				R/W-0		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-93. Test Register 2 (TEST2) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15	RDPB	0-1	Read parity bit. Value of parity bit read from the selected RAM location.
14	WRPB	0-1	Write parity bit. Value of parity bit to be written to the selected RAM location
13-7	Reserved	0	Read returns 0. Writes have no effect.
6-4	SSEL	0 1h 2h 3h 4h 5h 6h 7h	Segment select. To enable access to the complete message RAM (8192 byte addresses) the message RAM is segmented.  0 Access to RAM bytes 0000h to 03FFh enabled 1h Access to RAM bytes 0400h to 07FFh enabled 2h Access to RAM bytes 0800h to 0BFFh enabled 3h Access to RAM bytes 0C00h to 0FFFh enabled 4h Access to RAM bytes 1000h to 13FFh enabled 5h Access to RAM bytes 1400h to 17FFh enabled 6h Access to RAM bytes 1800h to 1BFFh enabled 7h Access to RAM bytes 1C00h to 1FFFh enabled
3	Reserved	0	Read returns 0. Writes have no effect.
2-0	RS	0 1h 2h 3h 4h 5h 6h 7h	RAM select. In RAM test mode the RAM blocks selected by RS(2-0) are mapped to module address 0x400 to 7FF (1024 byte addresses).  0 Input buffer RAM 1 1h Input buffer RAM 2 2h Output buffer RAM 1 3h Output buffer RAM 2 4h Transient buffer RAM A 5h Transient buffer RAM B 6h Message RAM 7h Unused


### 23.19.2.1.2.1 RAM Test Mode

In RAM test mode [TMC(1-0) = 01], one of the seven RAM blocks can be selected for direct read and write access by programming RS(2-0) to the corresponding value; see [Figure 23-110](#).

For external RAM access in RAM test mode, the selected RAM block is mapped to the address range offset\_CC 400h to 7FFh, which is the address space for the input and output buffer register sets in normal operation. Hence, the functionality of the input and output buffer register sets is not available in RAM test mode.

With the available address space (offset\_CC 400h to 7FFh) in RAM test mode, 1024 bytes of RAM can be addressed for direct access. Since the length of the Message RAM exceeds the available address space, the Message RAM is segmented into segments of 1024 bytes. The segments can be selected by programming the bits SSEL(2-0) of test register 2.

**Figure 23-110. Test Mode Access to Communication Controller RAM Blocks**



### 23.19.2.1.3 Lock Register (LCK)

The lock register is write-only. Reading the register will return 00.

[Figure 23-111](#) and [Table 23-94](#) illustrate this register.

**Figure 23-111. Lock Register (LCK) [offset\_CC = 1Ch]**

31	Reserved		16
R-0			
15	TMK	8      7	0
R/W-0		CLK	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-94. Lock Register (LCK) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-8	TMK	0-1FFh	<p>Test mode key. To write bit WRTEN in the test register to 1, the write operation has to be directly preceded by two consecutive write accesses to the test mode key (unlock sequence). If this write sequence is interrupted by other write accesses, bit WRTEN is not set to 1 and the sequence has to be repeated.</p> <p>First write (LCK.TMK[7:0]): 75h = 0b0111 0101</p> <p>Second write (LCK.TMK[7:0]): 8Ah = 0b1000 1010</p> <p>Third write: TEST1.WRTEN = 1</p>
7-0	CLK	0-FFh	<p>Configuration lock key. To leave CONFIG state by writing to CMD(3:0) in the SUC configuration register 1 (commands READY; MONITOR_MODE; ATM; LOOP_BACK), the write operation has to be directly preceded by two consecutive write accesses to the configuration lock key (unlock sequence). If this write sequence is interrupted by other write accesses, the communication controller remains in CONFIG state and the sequence has to be repeated.</p> <p>First write (LCK.CLK[7:0]): CEh = 0b1100 1110</p> <p>Second write (LCK.CLK[7:0]): 31h = 0b0011 0001</p> <p>Third write (SUCC.CMD[3:0])</p>

---

**NOTE:** In case that the Host uses 8/16-bit accesses to write the listed bit fields, the programmer has to ensure that no "dummy accesses" e.g. to the remaining register bytes / words are inserted by the compiler.

---

## 23.19.2.2 Interrupt Registers

### 23.19.2.2.1 Error Interrupt Register (EIR)

The flags are set when the communication controller detects one of the listed error conditions. They remain set until the host clears them. A flag is cleared by writing a 1 to the corresponding bit position. Writing a 0 has no effect on the flag. A reset will also clear the register.

Figure 23-112 and Table 23-95 illustrate this register.

**Figure 23-112. Error Interrupt Register (EIR) [offset\_CC = 20h]**

31	27	26	25	24	23	19	18	17	16
Reserved	TABB	LTVB	EDB		Reserved	TABA	LTVB	EDA	
R-0	R/W-0	R/W-0	R/W-0		R-0	R/W-0	R/W-0	R/W-0	
15	12	11	10	9	8	7	6	5	4
Reserved	MHF	IOBA	IIBA	EFA	RFO	PERR	CCL	CCF	SFO
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
1	0								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-95. Error Interrupt Register (EIR) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	TABB	0	Transmission Across Boundary Channel B. The flag signals to the Host that a transmission across a slot boundary occurred for channel B.
		0	No transmission across slot boundary detected on channel B
		1	Transmission across slot boundary detected on channel B
25	LTVB	0	Latest transmit violation channel B. The flag signals a latest transmit violation on channel B to the host.
		0	No latest transmit violation detected on channel B
		1	Latest transmit violation detected on channel B
24	EDB	0	Error detected on channel B. This bit is set whenever one of the flags SEDB, CEDB, CIB, SBVB in the Aggregated channel status register is set.
		0	No error detected on channel B
		1	Error detected on channel B
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	TABA	0	Transmission Across Boundary Channel A. The flag signals to the Host that a transmission across a slot boundary occurred for channel A.
		0	No transmission across slot boundary detected on channel A
		1	Transmission across slot boundary detected on channel A
17	LTVB	0	Latest transmit violation channel A. The flag signals a latest transmit violation on channel A to the host.
		0	No latest transmit violation detected on channel A
		1	Latest transmit violation detected on channel A
16	EDA	0	Error detected on channel A. This bit is set whenever one of the flags SEDA, CEDA, CIA, SBVA in the Aggregated channel status register is set.
		0	No error detected on channel A
		1	Error detected on channel A
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	MHF	0	Message Handler Constraints Flag. The flag signals a Message Handler constraints violation condition. It is set whenever one of the flags MHDF.SNUA, MHDF.SNUB, MHDF.FNFA, MHDF.FNFB, MHDF.TBFA, MHDF.TBFB, MHDF.WAHP changes from '0' to '1'.
		0	No Message Handler failure detected
		1	Message Handler failure detected

**Table 23-95. Error Interrupt Register (EIR) Field Descriptions (continued)**

Bit	Field	Value	Description
10	IOBA	0	Illegal Output buffer Access. This flag is set by the communication controller when the Host requests the transfer of a message buffer from the Message RAM to the Output Buffer while OBCR.OBSYS is set to '1'.
			No illegal Host access to Output Buffer occurred
			Illegal Host access to Output Buffer occurred
9	IIBA	0	Illegal Input Buffer Access. This flag is set by the communication controller when the Host wants to modify a message buffer via Input Buffer and one of the following conditions applies:
			<ul style="list-style-type: none"> <li>• The communication controller is not in CONFIG or DEFAULT_CONFIG state and the Host writes to the Input Buffer Command Request register to modify the following:           <ul style="list-style-type: none"> <li>– the Header section of message buffer 0, 1 if configured for transmission in key slot</li> <li>– the Header section of static message buffers with buffer number &lt; MRC.FDB[7:0] while MRC.SEC[1:0] = "01"</li> <li>– the Header section of any static or dynamic message buffer while MRC.SEC[1:0] = "1x"</li> <li>– Header and / or data section of any message buffer belonging to the receive FIFO</li> </ul> </li> <li>• The Host writes to any register of the Input Buffer while IBCR.IBSYH is set to '1'.</li> </ul>
			No illegal Host access to Input Buffer occurred Illegal Host access to Input Buffer occurred
8	EFA	0	Empty FIFO Access. This flag is set by the communication controller when the Host requests the transfer of a message from the receive FIFO via Output Buffer while the receive FIFO is empty.
			No Host access to empty FIFO occurred
			Host access to empty FIFO occurred
7	RFO	0	Receive FIFO overrun. This flag is set by the communication controller when a receive FIFO overrun was detected. The flag is cleared by the next FIFO read access of the host. After this read access one position in the FIFO is empty again.
			No receive FIFO overrun detected
			A receive FIFO overrun has been detected
6	PERR	0	Parity error. The flag signals a parity error to the host. The flag is set by the parity logic of the communication controller when it detects a parity error while reading from one of the FlexRay RAM blocks.
			<b>Note: Parity Error in the TCR RAM is an exception indicated by the PE flag in Transfer Error Interrupt Flag (TEIF) register</b>
			No parity error detected Parity error detected
5	CCL	0	CHI Command Locked. The flag signals that the write access to the CHI command vector SUCC1.CMD[3:0] was not successful because it coincided with a POC state change triggered by protocol functions. In this case bit CNA is also set to '1'.
			CHI command accepted
			CHI command not accepted
4	CCF	0	Clock correction failure. This flag is set at the end of the cycle whenever one of the following errors occurred:
			<ul style="list-style-type: none"> <li>• Missing rate correction signal</li> <li>• Missing offset correction signal</li> <li>• Clock correction Failed counter stopped at 15</li> <li>• Clock correction Limit Reached</li> </ul> The clock correction status is monitored in the communication controller error vector and sync frame status register.
			No clock correction error Clock correction failed
3	SFO	0	Sync frame overflow. Set when either the number of sync frames received during the last communication cycle or the total number of different sync frame IDs received during the last double cycle exceeds the maximum number of sync frames as defined by SNM(3:0) in the GTU configuration register 2.
			Number of received sync frames in the configured range
			More sync frames received than configured by SNM(3:0)

**Table 23-95. Error Interrupt Register (EIR) Field Descriptions (continued)**

Bit	Field	Value	Description
2	SFBM	0 1	Sync frames below minimum. This flag signals that the number of sync frames received during the last communication cycle was below the limit required by the FlexRay protocol. The minimum number of sync frames per communication cycle is 2.
			Two or more sync frames received during last communication cycle
			Less than two sync frame received during last communication cycle
1	CNA	0 1	Command not accepted. The flag signals that the controller host interface command vector CMD(3-0) in the SUC configuration register 1 was reset to 0000 due to an unaccepted controller host interface command.
			Controller host interface command accepted
			Controller host interface command not accepted
0	PEMC	0 1	POC error mode changed. This flag is set whenever the error mode signaled by ERM(1-0) in the communication controller error vector register has changed.
			Error mode has not changed
			Error mode has changed

### 23.19.2.2.2 Status Interrupt Register (SIR)

The flags are set by the communication controller when a corresponding event occurs. They remain set until the host clears them. If enabled, an interrupt is pending while one of the bits is set. A flag is cleared by writing a 1 to the corresponding bit position. Writing a 0 has no effect on the flag. A hardware reset will also clear the register.

Figure 23-113 and Table 23-96 illustrate this register.

**Figure 23-113. Status Interrupt Register (SIR) [offset\_CC = 24h]**

31	26	25	24	23	18	17	16									
Reserved	MTSB	WUPB	Reserved	MTSA	WUPA											
R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0											
15      14      13      12      11      10      9      8      7      6      5      4      3      2      1      0	SDS	MBSI	SUCS	SWE	TOBC	TIBC	TI1	TI0	NMVC	RFCL	RFNE	RXI	TXI	CYCS	CAS	WST
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-96. Status Interrupt Register (SIR) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Read returns 0. Writes have no effect.
25	MTSB	0 1	MTS received on channel B. Media access test symbol received on channel B during the last symbol window. Updated by the communication controller for each channel at the end of the symbol window.
			No MTS symbol received
			MTS symbol received
24	WUPB	0 1	Wakeup pattern channel B. This flag is set by the communication controller when a wakeup pattern was received on channel B.
			No wakeup pattern on channel B
			Wakeup pattern on channel B
23-18	Reserved	0	Read returns 0. Writes have no effect.
17	MTSA	0 1	MTS received on channel A. Media access test symbol received on channel A during the last symbol window. Updated by the communication controller for each channel at the end of the symbol window.
			No MTS symbol received
			MTS symbol received

**Table 23-96. Status Interrupt Register (SIR) Field Descriptions (continued)**

Bit	Field	Value	Description
16	WUPA		Wakeup pattern channel A. This flag is set by the communication controller when a wakeup pattern was received on channel A.
		0	No wakeup pattern on channel A
		1	Wakeup pattern on channel A
15	SDS		Start of Dynamic Segment. This flag is set by the communication controller when the dynamic segment starts.
		0	Dynamic segment not yet started
		1	Dynamic segment started
14	MBSI		Message buffer status interrupt. This flag is set by the communication controller if bit MBI of a dedicated receive buffer is set to 1 and when the status of that message buffer has been updated due to reception of a:
			<ul style="list-style-type: none"> <li>• valid frame with payload</li> <li>• valid frame with payload zero</li> <li>• null frame</li> <li>• corrupted frame or an empty slot</li> </ul>
		0	No message buffer status has been updated.
		1	Message buffer status of at least one receive buffer has been updated
13	SUCS		Startup completed successfully. This flag is set whenever a startup completed successfully and the communication controller entered NORMAL_ACTIVE state.
		0	No startup completed successfully
		1	Startup completed successfully
12	SWE		Stop watch event. If enabled by the respective control bits located in the Stop watch register, a detected edge on external stop watch pin or a software trigger event will generate a stop watch event.
		0	No stop watch event
		1	Stop watch event occurred
11	TOBC		Transfer output buffer completed. This flag is set whenever a transfer from the message RAM to the output buffer has completed and bit OBSYS in the output buffer command request register has been reset by the message handler.
		0	No transfer completed since bit was reset
		1	Transfer between message RAM and output buffer completed
10	TIBC		Transfer input buffer completed. This flag is set whenever a transfer from input buffer to the message RAM has completed and bit IBSYS in the input buffer command request register has been reset by the message handler.
		0	No transfer completed since bit was reset
		1	Transfer between input buffer and message RAM completed
9	TI1		Timer interrupt 1. This flag is set whenever the conditions programmed in the timer interrupt 1 configuration register are met. A timer interrupt 1 is also signaled on pin CC_tint1.
		0	No timer interrupt 1
		1	Timer interrupt 1 occurred
8	TI0		Timer interrupt 0. This flag is set whenever the conditions programmed in the timer interrupt 0 configuration register are met. A timer interrupt 0 is also signaled on pin CC_tint0.
		0	No timer interrupt 0
		1	Timer interrupt 0 occurred
7	NMVC		Network management vector changed. This interrupt flag signals a change in the Network management vector visible to the host.
		0	No change in the network management vector
		1	Network management vector changed
6	RFCL		Receive FIFO critical level. This flag is set when the receive FIFO fill level FSR.RFFL[7:0] is equal or greater than the critical level as configured by FCL.CL[7:0].
		0	Receive FIFO below critical level
		1	Receive FIFO critical level reached

**Table 23-96. Status Interrupt Register (SIR) Field Descriptions (continued)**

Bit	Field	Value	Description
5	RFNE	0	Receive FIFO not empty. This flag is set by the communication controller when a received valid frame was stored into the empty receive FIFO. The actual state of the receive FIFO is monitored in register FSR.
			Receive FIFO is empty
			Receive FIFO is not empty
4	RXI	0	Receive interrupt. This flag is set by the communication controller when the payload segment of a received valid frame was stored into the data section of a matching dedicated receive buffer and if bit MBI of that message buffer is set to 1.
			No data section has been updated
			At least one data section has been updated
3	TXI	0	Transmit interrupt. This flag is set by the communication controller after successful frame transmission if bit MBI in the respective message buffer is set to 1.
			No frame transmitted
			At least one frame was transmitted successfully
2	CYCS	0	Cycle start interrupt. This flag is set by the communication controller when a communication cycle starts.
			No communication cycle started
			Communication cycle started
1	CAS	0	Collision avoidance symbol. This flag is set by the communication controller when a CAS was received.
			No CAS symbol received
			CAS symbol received
0	WST	0	This flag is set when WSV(2:0) in the communication controller status vector register changes to a value other than UNDEFINED.
			Wakeup status unchanged
			Wakeup status changed

### 23.19.2.2.3 Error Interrupt Line Select (EILS)

The settings in the error interrupt line select register assigns an interrupt generated by a specific error interrupt flag to one of the two module interrupt lines (CC\_int0 or CC\_int1).

Figure 23-114 and Table 23-97 illustrate this register.

**Figure 23-114. Error Interrupt Line Select Register (EILS) [offset\_CC = 28h]**

31	27	26	25	24	23	19	18	17	16
Reserved	TABBL	LTVBL	EDBL		Reserved	TABAL	LTVBL	EDAL	
R-0	R/W-0	R/W-0	R/W-0		R-0	R/W-0	R/W-0	R/W-0	
15	12	11	10	9	8	7	6	5	4
Reserved	MHFL	IOBAL	IIBAL	EFAL	RFOL	PERRL	CCLL	CCFL	SFOL
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
1	0								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-97. Error Interrupt Line Select Register (EILS) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	TABBL	0	Transmission Across Boundary Channel B Interrupt Line
		1	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
25	LTVBL	0	Latest transmit violation channel B interrupt line.
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
24	EDBL	0	Error detected on channel B interrupt line
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	TABAL	0	Transmission Across Boundary Channel A Interrupt Line
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
17	LTVAL	0	Latest transmit violation channel A interrupt line
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
16	EDAL	0	Error detected on channel A interrupt line.
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	MHFL	0	Message Handler Constraints Flag Interrupt Line
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
10	IOBAL	0	Illegal Output Buffer Access Interrupt Line
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
9	IIBAL	0	Illegal Output Buffer Access Interrupt Line
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
8	EFAL	0	Empty FIFO Access Interrupt Line
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1

**Table 23-97. Error Interrupt Line Select Register (EILS) Field Descriptions (continued)**

Bit	Field	Value	Description
7	RFOL	0	Receive FIFO overrun interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
6	PERRL	0	Parity error interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
5	CCLL	0	CHI Command Locked Interrupt Line Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
4	CCFL	0	Clock correction failure interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
3	SFOL	0	Sync frame overflow interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
2	SFBML	0	Sync frames below minimum interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
1	CNAL	0	Command not Accepted interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
0	PEMCL	0	POC error mode changed interrupt line Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1

### 23.19.2.2.4 Status Interrupt Line Select (SILS)

The settings in the status interrupt line select register assign an interrupt generated by a specific status interrupt flag to one of the two module interrupt lines (CC\_int0 or CC\_int1).

Figure 23-115 and Table 23-98 illustrate this register.

**Figure 23-115. Status Interrupt Line Select Register (SILS) [offset\_CC = 2Ch]**

31	Reserved				26	25	24	23	Reserved				18	17	16
Reserved					MTSBL	WUPBL	Reserved				MTSAL		WUPAL		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDSL	MBSIL	SUCSL	SWEL	TOBCL	TIBCL	TI1L	TIOL	NMVCL	RFFL	RFNEL	RXIL	TXIL	CYCSL	CASL	WSTL
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-98. Status Interrupt Line Select Register (SILS) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Read returns 0. Writes have no effect.
25	MTSBL	0	Media access test symbol channel B interrupt line.
		1	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
24	WUPBL	0	Wakeup pattern channel B interrupt line.
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
23-18	Reserved	0	Read returns 0. Writes have no effect.
17	MTSAL	0	Media access test symbol channel A interrupt line.
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
16	WUPAL	0	Wakeup pattern channel A interrupt line.
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
15	SDSL	0	Start of Dynamic Segment Interrupt Line
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
14	MBSIL	0	Message buffer status interrupt line.
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
13	SUCSL	0	Startup completed Successfully interrupt line.
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
12	SWEL	0	Stop watch event interrupt line.
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
11	TOBCL	0	Transfer output buffer completed interrupt line.
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
10	TIBCL	0	Transfer input buffer completed interrupt line.
		0	Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1

**Table 23-98. Status Interrupt Line Select Register (SILS) Field Descriptions (continued)**

Bit	Field	Value	Description
9	TI1L	0	Timer interrupt 1 line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
8	TI0L	0	Timer interrupt 0 line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
7	NMVCL	0	Network management vector changed interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
6	RFCLL	0	Receive FIFO full interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
5	RFNEL	0	Receive FIFO not empty interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
4	RXIL	0	Receive interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
3	TXIL	0	Transmit interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
2	CYCSL	0	Cycle start interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
1	CASL	0	Collision Avoidance symbol interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1
0	WSTL	0	Wakeup status interrupt line. Interrupt assigned to interrupt line CC_int0
		1	Interrupt assigned to interrupt line CC_int1

### 23.19.2.2.5 Error Interrupt Enable Set / Reset (EIES, EIER)

The settings in the error interrupt enable register determine which status changes in the error interrupt register will result in an interrupt. The enable bits are set by writing to address 30h and reset by writing to address 34h. Writing a 1 sets / resets the specific enable bit, a 0 has no effect.

Figure 23-116 and Table 23-99 illustrate this register.

**Figure 23-116. Error Interrupt Enable Set/Reset Register (EIES, EIER) [offset\_CC = 30h-34h]**

31	27	26	25	24	23	19	18	17	16
Reserved	TABBE	LTVBE	EDBE		Reserved	TABAЕ	LTVAE	EDAE	
R-0	R/W-0	R/W-0	R/W-0		R-0	R/W-0	R/W-0	R/W-0	
15	12	11	10	9	8	7	6	5	4
Reserved	MHFE	IOBAE	IIBAE	EFAE	RFOE	PERRE	CCLE	CCFE	SFOE
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	SFBME
								CNAE	PEMCE
								R/W-0	R/W-0
								R/W-0	R/W-0
								R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-99. Error Interrupt Set/Reset Register (EIES, EIER) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	TABBE	0	Transmission across boundary channel B interrupt enable. Interrupt disabled
		1	Transmission across boundary channel B interrupt enabled
25	LTVBE	0	Latest transmit violation channel B interrupt enable. Interrupt disabled
		1	Latest transmit violation channel B interrupt enabled
24	EDBE	0	Error detected on channel B interrupt enable. Interrupt disabled
		1	Error detected on channel B interrupt enabled
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	TABAЕ	0	Transmission across boundary channel A interrupt enable. Interrupt disabled
		1	Transmission across boundary channel A interrupt enabled
17	LTVAE	0	Latest transmit violation channel A interrupt enable. Interrupt disabled
		1	Latest transmit violation channel A interrupt enabled
16	EDAE	0	Error detected on channel A interrupt enable. Interrupt disabled
		1	Error detected on channel A interrupt enabled
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	MHFE	0	Message handler constraints flag interrupt enable. Interrupt disabled
		1	Message handler constraints flag interrupt enabled
10	IOBAE	0	Illegal output buffer access interrupt enable. Interrupt disabled
		1	Illegal output buffer access interrupt enabled
9	IIBAE	0	Illegal input buffer access interrupt enable. Interrupt disabled
		1	Illegal input buffer access interrupt enabled
8	EFAE	0	Empty FIFO access interrupt enable. Interrupt disabled
		1	Empty FIFO access interrupt enabled

**Table 23-99. Error Interrupt Set/Reset Register (EIES, EIER) Field Descriptions (continued)**

Bit	Field	Value	Description
7	RFOE	0	Receive FIFO overrun interrupt enable. Interrupt disabled
		1	Receive FIFO overrun interrupt enabled
6	PERRE	0	Parity error interrupt enable. Interrupt disabled
		1	Parity error interrupt enabled
5	CCLE	0	CHI command locked interrupt enable. Interrupt disabled
		1	CHI command locked interrupt enabled
4	CCFE	0	Clock correction failure interrupt enable. Interrupt disabled
		1	Clock correction failure interrupt enabled
3	SFOE	0	Sync frame overflow interrupt enable. Interrupt disabled
		1	Sync frame overflow interrupt enabled
2	SFBME	0	Sync frames below minimum interrupt enable. Interrupt disabled
		1	Sync frames below minimum interrupt enabled
1	CNAE	0	Command not Accepted interrupt enable. Interrupt disabled
		1	Command not valid interrupt enabled
0	PEMCE	0	POC error mode changed interrupt enable. Interrupt disabled
		1	Protocol error mode changed interrupt enabled

### 23.19.2.2.6 Status Interrupt Enable Set / Reset Register (SIES, SIER)

The settings in the status interrupt enable register determine which status changes in the status interrupt register will result in an interrupt. The enable bits are set by writing to address 38h and reset by writing to address 3Ch. Writing a 1 sets / resets the specific enable bit, a 0 has no effect.

Figure 23-117 and Table 23-100 illustrate this register.

**Figure 23-117. Status Interrupt Enable Set/Reset Register (SIES, SIER) [offset\_CC = 38h-3Ch]**

31	26	25	24	23	18	17	16
Reserved	MTSBE	WUPBE	Reserved			MTSAE	WUPAE
R-0	R/W-0	R/W-0	R-0			R/W-0	R/W-0
15      14      13      12      11      10      9      8	7	6	5	4	3	2	1      0
SDSE    MBSIE    SUCSE    SWEE    TOBCE    TIBCE    TI1E    TIOE	NMVCE	RFFE	RFNEE	RXIE	TXIE	CYCSE	CASE    WSTE
R/W-0   R/W-0   R/W-0   R/W-0   R/W-0   R/W-0   R/W-0   R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-100. Status Interrupt Enable Set/Reset Register (SIES, SIER) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Read returns 0. Writes have no effect.
25	MTSBE	0	MTS received on channel B interrupt enable. Interrupt disabled
		1	MTS received on channel B interrupt enabled
24	WUPBE	0	Wakeup pattern channel B interrupt enable. Interrupt disabled
		1	Wakeup pattern channel B interrupt enabled
23-18	Reserved	0	Read returns 0. Writes have no effect.
17	MTSAE	0	MTS received on channel A interrupt enable Interrupt disabled
		1	MTS received on channel A interrupt enabled
16	WUPAE	0	Wakeup pattern channel A interrupt enable. Interrupt disabled
		1	Wakeup pattern channel A interrupt enabled
15	SDSE	0	Start of dynamic segment interrupt enable. Interrupt disabled
		1	Start of dynamic segment interrupt enabled
14	MBSIE	0	Message buffer status interrupt enable. Interrupt disabled
		1	Message buffer status interrupt enabled
13	SUCSE	0	Startup completed successfully interrupt enable. Interrupt disabled
		1	Startup completed successfully interrupt enabled
12	SWEE	0	Stop watch event interrupt enable. Interrupt disabled
		1	Stop watch event interrupt enabled
11	TOBCE	0	Transfer output buffer completed interrupt enable. Interrupt disabled
		1	Transfer output buffer completed interrupt enabled
10	TIBCE	0	Transfer input buffer completed interrupt enable. Interrupt disabled
		1	Transfer input buffer completed interrupt enabled

**Table 23-100. Status Interrupt Enable Set/Reset Register (SIES, SIER) Field Descriptions (continued)**

Bit	Field	Value	Description
9	TI1E	0	Timer interrupt 1 enable. Interrupt disabled
		1	Timer interrupt 1 enabled
8	TI0E	0	Timer interrupt 0 enable. Interrupt disabled
		1	Timer interrupt 0 enabled
7	NMVCE	0	Network management vector changed interrupt enable. Interrupt disabled
		1	Network management vector changed interrupt enabled
6	RFCLE	0	Receive FIFO full interrupt enable. Interrupt disabled
		1	Receive FIFO overrun interrupt enabled
5	RFNEE	0	Receive FIFO not empty interrupt enable. Interrupt disabled
		1	Receive FIFO not empty interrupt enabled
4	RXIE	0	Receive interrupt enable. Interrupt disabled
		1	Receive interrupt enabled
3	TXIE	0	Transmit interrupt enable. Interrupt disabled
		1	Transmit interrupt enabled
2	CYCSE	0	Cycle start interrupt enable. Interrupt disabled
		1	Cycle start interrupt enabled
1	CASE	0	Collision avoidance symbol interrupt enable. Interrupt disabled
		1	Collision Avoidance symbol interrupt enabled
0	WSTE	0	Wakeup status interrupt enable. Interrupt disabled
		1	Wakeup status interrupt enabled

### 23.19.2.2.7 Interrupt Line Enable Register (ILE)

Each of the two interrupt lines (CC\_int0, CC\_int1) can be enabled / disabled separately by programming bit EINT0 and EINT1.

Figure 23-118 and Table 23-101 illustrate this register.

**Figure 23-118. Interrupt Line Enable Register (ILE) [offset\_CC = 40h]**

31	Reserved			16
	R-0			
15	Reserved			2 1 0
	R-0			EINT R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-101. Interrupt Line Enable Register (ILE) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read returns 0. Writes have no effect.
1-0	EINT	0-3h	Enable interrupt line (1-0).
		0	Interrupt line CC_int1 and CC_int0 disabled
		1h	Interrupt line CC_int1 disabled and CC_int0 enabled
		2h	Interrupt line CC_int1 enabled and CC_int0 disabled
		3h	Interrupt line CC_int1 and CC_int0 enabled

### 23.19.2.2.8 Timer 0 Configuration Register (T0C)

This absolute timer specifies, in terms of cycle count and macrotick, the point in time when the timer 0 interrupt occurs. The timer 0 interrupt generates a non maskable interrupt signal on CC\_tint0.

Timer 0 can be activated as long as the POC is either in NORMAL\_ACTIVE state or in NORMAL\_PASSIVE state. Timer 0 is deactivated when leaving NORMAL\_ACTIVE state or NORMAL\_PASSIVE state except for transitions between the two states.

Before reconfiguration of the timer, the timer has to be halted first by writing bit T0RC to 0.

[Figure 23-119](#) and [Table 23-102](#) illustrate this register.

**Figure 23-119. Timer 0 Configuration Register (T0C) [offset\_CC = 44h]**

31	30	29					16
Reserved			TOMO				
R-0				R/W-0			
15	14		8	7			
Rsvd.		TOCC		Reserved		TOMS	TORC
R-0		R/W-0		R-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-102. Timer 0 Configuration Register (T0C) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29-16	TOMO	0-3FFFh	Timer 0 macrotick offset. Configures the macrotick offset from the beginning of the cycle where the interrupt is to occur. The Timer 0 interrupt occurs at this offset for each cycle in the cycle set.
15	Reserved	0	Read returns 0. Writes have no effect.
14-8	TOCC	0-FFh	Timer 0 cycle code. The 7-bit timer 0 cycle code determines the cycle set used for generation of the timer 0 interrupt.
7-2	Reserved	0	Read returns 0. Writes have no effect.
1	TOMS	0 1	Time 0 mode select. Single-shot mode Continuous mode
0	TORC	0 1	Timer 0 run control Timer 0 halted Timer 0 running

### 23.19.2.2.9 Timer 1 Configuration Register (T1C)

This relative timer generates an interrupt on the non maskable interrupt signal CC\_tint1 after the specified number of macroticks has expired.

Timer 1 can be activated as long as the POC is either in NORMAL\_ACTIVE state or in NORMAL\_PASSIVE state. Timer 1 is deactivated when leaving NORMAL\_ACTIVE state or NORMAL\_PASSIVE state except for transitions between the two states.

Before reconfiguration of the timer, the timer has to be halted first by writing bit T1RC to 0.

[Figure 23-120](#) and [Table 23-103](#) illustrate this register.

**Figure 23-120. Timer 1 Configuration Register (T1C) [offset\_CC = 48h]**

31	30	29	16
Reserved		TIMC	
R-0		R/W-2	
15		Reserved	2 1 0
			T1MS T1RC
		R-0	R/W-0

LEGEND: R = Read only; -n = value after reset

**Table 23-103. Timer 1 Configuration Register (T1C) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29-16	TIMC		Timer 1 macrotick count. When the configured macrotick count is reached the timer 1 interrupt is generated. In case the configured macrotick count is not within the valid range, timer 1 will not start. Valid values: • 2 to 16383 macroticks in continuous mode • 1 to 16383 macroticks in single-shot mode 2-3FFFh 1-3FFFh Continuous mode Single-shot mode
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	T1MS	0 1	Timer 1 mode select Single-shot mode Continuous mode
0	T1RC	0 1	Timer 1 run control Timer 1 halted Timer 1 running

### 23.19.2.2.10 Stop Watch Register 1 Register (STPW1)

The stop watch is activated by an interrupt event (CC\_int0 or CC\_int1), by writing bit SSWT to 1, or by an external event.

With the macrotick counter increment following next to the stop watch activation the actual cycle counter and macrotick value is stored in the stop watch register 1 (stop watch event) and the slot counter values for channel A and channel B are stored in stop watch register 2.

[Figure 23-121](#) and [Table 23-104](#) illustrate this register.

**Figure 23-121. Stop Watch Register 1 (STPW1) [offset\_CC = 4Ch]**

31	30	29											16
Reserved			SMTV										
R-0			R-0										
15	14	13	8	7	6	5	4	3	2	1	0		
Reserved			SCCV		Rsvd.	EINT1	EINT0	EETP	SSWT	EDGE	SWMS	ESWT	
R-0			R-0		R-0	R/W-0							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-104. Stop Watch Register 1 (STPW1) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29-16	SMTV	0-3E80h	Stopped macrotick value. State of the macrotick counter when the stop watch event occurred.
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-8	SCCV	0-3Fh	Stopped cycle counter value. State of the cycle counter when the stop watch event occurred.
7	Reserved	0	Read returns 0. Writes have no effect.
6	EINT1	0 1	Enable interrupt 1 trigger. Enables stop watch trigger by CC_int1 event if ESWT = '1'. Stop watch trigger by CC_int1 disabled CC_int1 event triggers stop watch
5	EINT0	0 1	Enable interrupt 0 trigger. Enables stop watch trigger by CC_int0 event if ESWT = '1'. Stop watch trigger by CC_int0 disabled CC_int0 event triggers stop watch
4	EETP	0 1	Enable external trigger pin. Enables stop watch trigger event from external pin, if ESWT = '1'. External trigger disabled Stop watch activated by external trigger
3	SSWT	0 1	Software stop watch trigger. When the host writes this bit to 1 the stop watch is activated. After the actual cycle counter and macrotick value are stored in the stop watch register this bit is reset to 0. The bit is only writable while ESWT = 0. Software trigger reset Stop watch activated by software trigger
2	EDGE	0 1	Stop watch trigger edge select. Falling edge Rising edge
1	SWMS	0 1	Stop watch mode select. Single-shot mode Continuous mode
0	ESWT	0 1	External stop watch trigger. If enabled an external event activates the stop watch. In single-shot mode this bit is reset to 0 after the stop watch event occurred. External stop watch trigger disabled External stop watch trigger enabled

---

**NOTE:** Bits ESWT and SSWT cannot be set to '1' simultaneously. In this case the write access to the register is ignored, and both bits keep their previous values. Either the external stop watch trigger or the software stop watch trigger may be used.

---



---

**NOTE:** The availability of an external stop watch pin is device dependant. Please refer to the device data sheet for details.

---

### 23.19.2.2.11 Stop Watch Register 2 Register (STPW2)

Figure 23-122 and Table 23-105 illustrate this register.

**Figure 23-122. Stop Watch Register 2 (STPW2) [offset\_CC = 50h]**

31	27	26	16
Reserved		SSCVB	
R-0		R-0	
15	11	10	0
Reserved		SSCVA	
R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-105. Stop Watch Register 2 (STPW2) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26-16	SSCVB	0-7FFh	Stop watch captured slot counter value channel B. State of the slot counter for channel B when the stop watch event occurred.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10-0	SSCVA	0-7FFh	Stop watch captured slot counter value channel A. State of the slot counter for channel A when the stop watch event occurred.

### 23.19.2.3 Control Registers

This section describes the registers provided by the communication controller to allow the host to control the operation of the communication controller. The FlexRay protocol specification requires the host to write application configuration data in CONFIG state only.

---

**NOTE:** Please be aware that the configuration registers are not locked for writing in DEFAULT\_CONFIG state.

---

The configuration data is reset when DEFAULT\_CONFIG state is entered from hardware reset. To change POC state from DEFAULT\_CONFIG to CONFIG state the host has to apply the controller host interface command CONFIG. If the host wants the communication controller to leave CONFIG state, the host has to proceed as described in Lock Register (LCK).

---

**NOTE:** All bits marked with an asterisk (\*) can be updated in DEFAULT\_CONFIG or CONFIG state only.

---

#### 23.19.2.3.1 SUC Configuration Register 1 (SUCC1)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-123 and Table 23-106 illustrate this register.

**Figure 23-123. SUC Configuration Register 1 (SUCC1) [offset\_CC = 80h]**

31	28	27	26	25	24	23	22	21	20	16
Reserved	CCHB*	CCHA*	MTSB*	MTSA*	HCSE*	TSM*	WUCS*		PTA*	
R-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	
15	11	10	9	8	7	6	4	3		0
CSA*	Rsvd.	TXSY*	TXST*	PBSY		Reserved		CMD*		
R/W-2h	R-0	R/W-0	R/W-0	R-1		R-0		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-106. SUC Configuration Register 1 (SUCC1) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Read returns 0. Writes have no effect.
27	CCHB	0	Connected to channel B. Configures whether the node is connected to channel B.
		1	Not connected to channel B
26	CCHA	0	Node connected to channel B (default by hardware reset)
		1	Connected to channel A. Configures whether the node is connected to channel A.
25	MTSB	0	Not connected to channel A
		1	Node connected to channel A (default by hardware reset)
		0	Select channel B for MTS Transmission. The bit selects channel B for MTS symbol transmission if requested by writing CMD(3:0) = 8h. The flag is reset by default and may be modified only in DEFAULT_CONFIG or CONFIG state.
		1	Channel B not selected for MTS transmission
		0	Channel B selected for MTS transmission
		1	<b>Note: MTSB may also be changed outside DEFAULT_CONFIG or CONFIG state when the write to SUC Configuration Register 1 (SUCC1) is directly preceded by the unlock sequence for the Configuration Lock Key as described in the Lock Register (LCK). This may be combined with CHI command SEND_MTS. If both bits MTSA and MTSB are set to '1' an MTS symbol will be transmitted on both channels when requested by writing CMD[3:0] = "8h".</b>

**Table 23-106. SUC Configuration Register 1 (SUCC1) Field Descriptions (continued)**

Bit	Field	Value	Description
24	MTSA	0 1	Select channel A for MTS Transmission. The bit selects channel A for MTS symbol transmission if requested by writing CMD(3-0) = 8h. The flag is reset by default and may be modified only in DEFAULT_CONFIG or CONFIG state.  Channel A not selected for MTS transmission  Channel A selected for MTS transmission  <b>Note:</b> MTSA may also be changed outside DEFAULT_CONFIG or CONFIG state when the write to SUC Configuration Register 1 (SUCC1) is directly preceded by the unlock sequence for the Configuration Lock Key as described in the Lock Register (LCK). This may be combined with CHI command SEND_MTS. If both bits MTSA and MTSB are set to '1' an MTS symbol will be transmitted on both channels when requested by writing CMD[3:0] = "8h".
23	HCSE	0 1	Halt due to clock sync error. Controls reaction of the communication controller to a clock synchronization error. The bit can be modified in DEFAULT_CONFIG or CONFIG state only.  Communication controller will enter/remain in NORMAL_PASSIVE  Communication controller will enter HALT state
22	TSM	0 1	Transmission slot mode. Selects the initial transmission slot mode. In SINGLE slot mode the communication controller may only transmit in the pre-configured key slot. This slot is defined by the key slot ID, which is configured in the header section of message buffer 0. In all slot mode the communication controller may transmit in all slots. The bit can be written in DEFAULT_CONFIG or CONFIG state only. The communication controller changes to all slot mode when the host successfully applied the ALL_SLOTS command by writing CMD(3-0) = 5h in POC states NORMAL_ACTIVE or NORMAL_PASSIVE. The actual slot mode is monitored by SLM(1-0) in register CCSV.  All slot mode  Single slot mode (default by hardware reset)
21	WUCS	0 1	Wakeup channel select. With this bit the host selects the channel on which the communication controller sends the Wakeup pattern. The communication controller ignores any attempt to change the status of this bit when not in DEFAULT_CONFIG or CONFIG state.  Send wakeup pattern on channel A  Send wakeup pattern on channel B
20-16	PTA	0-1Fh even/odd cycle pairs	Passive to active. Defines the number of consecutive even/odd cycle pairs that must have valid clock correction terms before the communication controller is allowed to transit from NORMAL_PASSIVE to NORMAL_ACTIVE state. If set to 0 the communication controller is not allowed to transit from NORMAL_PASSIVE to NORMAL_ACTIVE state. It can be modified in DEFAULT_CONFIG or CONFIG state only.
15-11	CSA	2h-1Fh	Cold start attempts. Configures the maximum number of attempts that a cold starting node is permitted to try to start up the network without receiving any valid response from another node. It can be modified in DEFAULT_CONFIG or CONFIG state only. Must be identical in all nodes of a cluster.
10	Reserved	0	Read returns 0. Writes have no effect.
9	TXSY	0 1	Transmit sync frame in key slot. Defines whether the key slot is used to transmit a sync frame. The bit can be modified in DEFAULT_CONFIG or CONFIG state only.  <b>Note:</b> The protocol requires that both bits TXST and TXSY are set for coldstart nodes.  No sync frame transmission in key slot, node is neither sync nor coldstart node  Key slot used to transmit sync frame, node is sync node
8	TXST	0 1	Transmit startup frame in key slot. Defines whether the key slot is used to transmit a startup frame. The bit can be modified in DEFAULT_CONFIG or CONFIG state only.  <b>Note:</b> The protocol requires that both bits TXST and TXSY are set for coldstart nodes.  No startup frame transmitted in key slot, node is non-coldstarter  Key slot used to transmit startup frame, node is leading or following coldstarter
7	PBSY	0 1	POC busy. Signals that the POC is busy and cannot accept a command from the host. CMD(3-0) is locked against write accesses.  POC not busy, CMD(3-0) writable  POC is busy, CMD(3-0) locked
6-4	Reserved	0	Read returns 0. Writes have no effect.

**Table 23-106. SUC Configuration Register 1 (SUCC1) Field Descriptions (continued)**

Bit	Field	Value	Description
3-0	CMD		The controller host interface command vector. The host may write any controller host interface command at any time, but certain commands are enabled only in certain POC states. If a command is not enabled, it will not be executed, the controller host interface command vector CMD(3-0) will be reset to 0000 = command_not_accepted, and flag CNA in the error interrupt register will be set to 1. In case the previous controller host interface (CHI) command has not yet completed, EIR.CCL is set to '1' together with EIR.CNA; the CHI command needs to be repeated. Except for HALT state, a POC state change command applied while the communication controller is already in the requested POC state neither causes a state change nor will EIR.CNA be set.
		0	command_not_accepted
		1h	CONFIG
		2h	READY
		3h	WAKEUP
		4h	RUN
		5h	ALL_SLOTS
		6h	HALT
		7h	FREEZE
		8h	SEND_MTS
		9h	ALLOW_COLDSTART
		Ah	RESET_STATUS_INDICATORS
		Bh	MONITOR_MODE
		Ch	CLEAR_RAMs
		Dh-Eh	Reserved
		Fh	LOOPBACK MODE

#### Controller Host Interface Command Vector:

The following gives more information about the controller host interface commands.

- Reading CMD(3-0) shows whether the last controller host interface command was accepted.
- The actual POC state is monitored by POCS(5-0) in the communication controller status vector
- In most cases the Host must check SUCC1.PBSY before writing a new CHI command.

#### ***command\_not\_accepted***

CMD(3-0) is reset to 0000 due to one of the following conditions:

- Illegal command applied by the host
- Host applied command to leave CONFIG state without preceding configuration lock key
- Host applied new command while execution of the previous host command has not completed
- Host writes command\_not\_accepted

When CMD(3-0) is reset to 0000 due to an unaccepted command, bit CNA in the error interrupt register is set, and - if enabled - an interrupt is generated. Commands which are not accepted are not executed.

#### ***CONFIG***

Go to POC state CONFIG when called in POC states DEFAULT\_CONFIG, READY, or in MONITOR\_MODE. When called in HALT state the communication controller transits to POC state DEFAULT\_CONFIG. When called in any other state, CMD(3-0) will be reset to 0000 = command\_not\_accepted.

#### ***READY***

Go to POC state READY when called in POC states CONFIG, NORMAL\_ACTIVE, NORMAL\_PASSIVE, STARTUP, or WAKEUP. When called in any other state, CMD(3-0) will be reset to 0000 = command\_not\_accepted.

**WAKEUP**

Go to POC state WAKEUP when called in POC state READY. When called in any other state, CMD(3-0) will be reset to 0000 = command\_not\_accepted.

**RUN**

Go to POC state STARTUP when called in POC state READY. When called in any other state, CMD(3-0) will be reset to 0000 = command\_not\_accepted.

**ALL\_SLOTS**

Leave single slot mode after successful startup / integration at the next end of cycle when called in POC states NORMAL\_ACTIVE or NORMAL\_PASSIVE. When called in any other state, CMD(3-0) will be reset to 0000 = command\_not\_accepted.

**HALT**

Set the Halt request HRQ bit in the communication controller status vector register and go to POC state HALT at the next end of cycle when called in POC states NORMAL\_ACTIVE or NORMAL\_PASSIVE. When called in any other state, CMD(3-0) will be reset to 0000 = command\_not\_accepted.

**FREEZE**

Go to POC state HALT immediately and set the Freeze status Indicator FSI bit in the communication controller status vector register. Can be called from any state.

**SEND\_MTS**

Send single MTS symbol during the symbol window of the following cycle on the channel configured by MTSA, MTSB, when called in POC state NORMAL\_ACTIVE. When called in any other state, CMD(3-0) will be reset to 0000 = command\_not\_accepted.

**ALLOW\_COLDSTART**

Reset status flags FSI, HRQ, CSNI

The command resets bit CSI in the CCSV register to enable coldstarting of the node when called in any POC state except DEFAULT\_CONFIG, CONFIG or HALT. When called in these states, CMD(3-0) will be reset to 0000 = command\_not\_accepted.

**RESET\_STATUS\_INDICATORS**

, and CSAI in the communication controller status vector register.

**CLEAR\_RAMS**

Sets bit CRAM in the message handler status register when called in DEFAULT\_CONFIG or CONFIG state. When called in any other state, CMD(3-0) will be reset to 0000 = command\_not\_accepted. Bit CRAM is also set when the communication controller leaves hardware reset. By setting bit CRAM all internal RAM blocks are initialized to zero. During the initialization of the RAMs, PBSY will show POC busy. Access to the configuration and status registers is possible during execution of CHI command CLEAR\_RAMS.

The initialization of the Communication Controller internal RAM blocks takes 2048 VBUS clock cycles. There should be no host access to IBF or OBF during initialization of the internal RAM blocks after hardware reset or after assertion of controller host interface command CLEAR\_RAMS. Before asserting controller host interface command CLEAR\_RAMS the host should be aware that no transfer between message RAM and IBF / OBF or the transient buffer RAMs is ongoing. This command also resets the message buffer status registers (MHDS, TXRQ1/2/3/4, NDAT1/2/3/4, MBSC1/2/3/4).

---

**NOTE:** All accepted commands with exception of CLEAR\_RAMS and SEND\_MTS will cause a change of the POC state in the VBUS clock domain after at most 8 cycles of the slower of the two clocks VBUS clock and 80MHz sample clock coming from the PLL. It is assumed that POC was not busy when the command was applied and that no POC state change was forced by bus activity in that time frame. Reading register Communication Controller Status Vector (CCSV) will show data that is additionally delayed by synchronization from sample clock to VBUS clock domain and by the CPU interface. The maximum additional delay is 12 cycles of the slower of the two clocks VBUS clock and sample clock.

---

### **MONITOR\_MODE**

Enter MONITOR\_MODE when called in POC state CONFIG. In this mode the communication controller is able to receive FlexRay frames and CAS / MTS symbols. It is also able to detect coding errors. The temporal integrity of received frames is not checked. This mode can be used for debugging purposes, e.g. in case that the startup of a FlexRay network fails. When called in any other state, CMD(3-0) will be reset to 0000 = command\_not\_accepted.

#### **23.19.2.3.2 SUC Configuration Register 2 (SUCC2)**

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-124 and Table 23-107 illustrate this register.

**Figure 23-124. SUC Configuration Register 2 (SUCC2) [offset\_CC = 84h]**

31	28	27	24	23	21	20	16
Reserved		LTN*		Reserved		LT*	
R-0		R/W-1h		R-0		R/W-504h	
15			LT*			0	
			R/W-504h				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only.

**Table 23-107. SUC Configuration Register 2 (SUCC2) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved.	0	Reads return 0. Writes have no effect.
27-24	LTN	2-Fh	Listen timeout noise. Configures the upper limit for the startup and wakeup listen timeout in the presence of noise. Must be identical in all nodes of a cluster.  The wakeup / startup noise timeout is calculated as follows: LT[20:0] · (LTN[3:0] + 1)
23-21	Reserved.	0	Reads return 0. Writes have no effect.
20-0	LT	504h-139706h $\mu$ T	Listen timeout. Configures the upper limit of the startup and wakeup listen timeout.

### 23.19.2.3.3 SUC Configuration Register 3 (SUCC3)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-125 and Table 23-108 illustrate this register.

**Figure 23-125. SUC Configuration Register 3 (SUCC3) [offset\_CC = 88h]**

31	Reserved							16
R-0								
15	8	7	4	3	0			
Reserved				WCF*	WCP*			
R-0				R/W-1h	R/W-1h			

LEGEND: R/W = Read/Write; R = Read only; D = Device-specific reset value; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-108. SUC Configuration Register 3 (SUCC3) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved.	0	Reads return 0. Writes have no effect.
7-4	WCF	1-Fh	Maximum without clock correction fatal. These bits define the number of consecutive even/odd cycle pairs with missing clock correction terms that will cause a transition from NORMAL_ACTIVE or NORMAL_PASSIVE state. These must be identical in all nodes of a cluster.  <b>Note: The transition to HALT state is prevented if SUCC1.HCSE is not set.</b>
3-0	WCP	1-Fh	Maximum without clock correction passive. These bits define the number of consecutive even/odd cycle pairs with missing clock correction terms that will cause a transition from NORMAL_ACTIVE to NORMAL_PASSIVE to HALT state. These must be identical in all nodes of a cluster.

### 23.19.2.3.4 NEM Configuration Register (NEMC)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-126 and Table 23-109 illustrate this register.

**Figure 23-126. NEM Configuration Register (NEMC) [offset\_CC = 8Ch]**

31	Reserved							16
R-0								
15	4	3	0					
Reserved						NML*		
R-0						R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-109. NEM Configuration Register (NEMC) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved.	0	Reads return 0. Writes have no effect.
6-0	NML	0-Ch bytes	Network management vector length (in bytes).  These bits configure the length of the NM vector. The configured length must be identical in all nodes of a cluster.

### 23.19.2.3.5 PRT Configuration Register 1 (PRTC1)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-127 and Table 23-110 illustrate this register.

**Figure 23-127. PRT Configuration Register 1 (PRTC1) [offset\_CC = 90h]**

31	26	25	24	16
RPW*	Rsvd.		RXW*	
R/W-2h	R-0		R/W-4Ch	
15      14      13      12      11      10			4      3	0
BRP*	SSP*	Rsvd.	CASM*	TSST*
R/W-0	R/W-0	R-0	R/W-23h	R/W-3h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-110. PRT Configuration Register 1 (PRTC1) Field Descriptions**

Bit	Field	Value	Description
31-26	RWP	2h-3Fh	Repetition of transmission wakeup pattern. These bits configure the number of repetitions (sequences) of the transmission wakeup symbol.
25	Reserved	0	Read returns 0. Writes have no effect.
24-16	RXW	4Ch-12Dh	Wakeup symbol receive window length. Configures the number of bit times used by the node to test the duration of the received wakeup pattern. Must be identical in all nodes of a cluster.
15-14	BRP	0 1h 2h, 3h	Baud rate prescaler. These bits configure the baud rate on the FlexRay bus. The baud rates listed below are valid with a sample clock of 80 MHz. One bit time always consists of 8 samples independent of the configured baud rate.  0: 10 Mbit/s (Sample Clock Period = 12.5ns; 1 $\mu$ T = 25ns; Samples per $\mu$ T = 2) 1h: 5 Mbit/s (Sample Clock Period = 25ns; 1 $\mu$ T = 25ns; Samples per $\mu$ T = 1) 2h, 3h: 2.5 Mbit/s (Sample Clock Period = 50ns; 1 $\mu$ T = 50ns; Samples per $\mu$ T = 1)
13-12	SPP	0, 3h 1h 2h	Strobe Point Position. Defines the sample count value for strobing. The strobed bit value is set to the voted value when the sample count is incremented to the value configured by SPP[1:0].  <b>Note: The current revision 2.1 of the FlexRay protocol requires that SPP[1:0] = "00". The alternate strobe point positions could be used to compensate for asymmetries in the physical layer.</b>  0, 3h: Sample 5 (default) 1h: Sample 4 2h: Sample 6
11	Reserved	0	Read returns 0. Writes have no effect.
10-4	CASM	43h-63h bit times	Collision avoidance symbol max (in bit times). These bits configure the upper limit of the acceptance window for a collision avoidance symbol (CAS). CASM6 is always '1'.
3-0	TSST	3h-Fh bit times	Transmission start sequence transmitter (in bit times). These bits configure the duration of the transmission start sequence (TSS) in terms of bit times (1 bit time = 4 $\mu$ T = 100ns @ 10Mbps). Must be identical in all nodes of a cluster.

### 23.19.2.3.6 PRT Configuration Register 2 (PRTC2)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-128 and Table 23-111 illustrate this register.

**Figure 23-128. PRT Configuration Register 2 (PRTC2) [offset\_CC = 94h]**

31	30	29	24	23	16
Reserved		TXL*		TXI*	
R-0		R/W-Fh		R/W-2Dh	
15	14	13	8	7	5
Reserved		RXL*	Reserved		RXI*
R-0		R/W-Ah	R-0		R/W-Eh

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-111. PRT Configuration Register 2 (PRTC2) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29-24	TXL	Fh-3Ch bit times	Wakeup symbol transmit low (in bit times). These bits configure the active low phase of the wakeup symbol. The duration must be identical in all nodes of a cluster.
23-16	TXI	2Dh-B4h bit times	Wakeup symbol transmit idle (in bit times). These bits configure the number of bit times used by the node to transmit the idle phase of the wakeup symbol. Durations must be identical in all nodes of a cluster.
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-8	RXL	Ah-37h bit times	Wakeup symbol receive low (in bit times). These bits configure the number of bit times used by the node to test the duration of the low phase of the received wakeup symbol. Must be identical in all nodes of a cluster.
7-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	RXI	Eh-37h bit times	Wakeup symbol receive idle (in bit times). These bits configure the number of bit times used by the node to test the duration of the idle phase of the received wakeup symbol. Must be identical in all nodes of a cluster.

### 23.19.2.3.7 MHD Configuration Register (MHDC)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

[Figure 23-129](#) and [Table 23-112](#) illustrate this register.

**Figure 23-129. MHD Configuration Register (MHDC) [offset\_CC = 98h]**

31	29	28	16
Reserved		SLT*	
R-0		R/W-2h	
15	7	6	0
Reserved		SFDL*	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-112. MHD Configuration Register (MHDC) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Read returns 0. Writes have no effect.
28-16	SLT	0-1F2Dh minislots	Start of latest transmit (in minislots). These bits configure the maximum minislot value allowed before inhibiting new frame transmissions in the Dynamic Segment of the cycle. There is no transmission in dynamic segment if SLT[12:0] is set to zero.
15-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	SFDL	0-7Fh	Static frame data length. These bits configure the cluster-wide payload length for all frames sent in the static segment in double bytes. The payload length must be identical in all nodes of a cluster.

### 23.19.2.3.8 GTU Configuration Register 1 (GTUC1)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

[Figure 23-130](#) and [Table 23-113](#) illustrate this register.

**Figure 23-130. GTU Configuration Register 1 (GTUC1) [offset\_CC = A0h]**

31	20	19	16
Reserved		UT*	
R-0		R/W-0	
15	0		
UT*			
R/W-0280h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-113. GTU Configuration Register 1 (GTUC1) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved.	0	Reads return 0. Writes have no effect.
19-0	UT	280h-9C400h $\mu$ T	Microtick per cycle (in microticks). These bits configure the duration of the communication cycle in microticks.

### 23.19.2.3.9 GTU Configuration Register 2 (GTUC2)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-131 and Table 23-114 illustrate this register.

**Figure 23-131. GTU Configuration Register 2 (GTUC2) [offset\_CC = A4h]**

31				20	19	16
Reserved			SNM*			
	R-0			R/W-2h		
15	14	13				0
Reserved			MPC*			R/W-Ah

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-114. GTU Configuration Register 2 (GTUC2) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-16	SNM	2h-Fh frames	Sync node max (in frames). These bits configure the maximum number of frames within a cluster with sync frame indicator bit SYN set. The number of frames must be identical in all nodes of a cluster.
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-0	MPC	Ah-3E80h MT	Macrotick per cycle (in macroticks). These bits configure the duration of one communication cycle in macroticks. The cycle length must be identical in all nodes of a cluster.

### 23.19.2.3.10 GTU Configuration Register 3 (GTUC3)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

[Figure 23-132](#) and [Table 23-115](#) illustrate this register.

**Figure 23-132. GTU Configuration Register 3 (GTUC3) [offset\_CC = A8h]**

31	30	24	23	22	16
Rsvd.	MIOB*	Rsvd.		MIOA*	
R-0	R/W-2h		R-0	R/W-2h	
15		8	7		0
	UIOB*			UIOA*	
	R/W-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only.

**Table 23-115. GTU Configuration Register 3 (GTUC3) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read returns 0. Writes have no effect.
30-24	MIOB	2h-48h MT	Macrotick initial offset channel B (in macroticks). These bits configure the number of macroticks between the static slot boundary and the subsequent macrotick boundary of the secondary time reference point based on the nominal macrotick duration. Must be identical in all nodes of a cluster.
23	Reserved	0	Read returns 0. Writes have no effect.
22-16	MIOA	2h-48h MT	Macrotick initial offset channel A (in macroticks). These bits configure the number of macroticks between the static slot boundary and the subsequent macrotick boundary of the secondary time reference point based on the nominal macrotick duration. Must be identical in all nodes of a cluster.
15-8	UIOB	0-F0h $\mu$ T	Microtick initial offset channel B (in microticks). These bits configure the number of microticks between the actual time reference point on channel B and the subsequent macrotick boundary of the secondary time reference point. The parameter has to be set for each channel independently.
7-0	UIOA	0-F0h $\mu$ T	Microtick initial offset channel A (in microticks). These bits configure the number of microticks between the actual time reference point on channel A and the subsequent macrotick boundary of the secondary time reference point. The parameter has to be set for each channel independently.

### 23.19.2.3.11 GTU Configuration Register 4 (GTUC4)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only. [Figure 23-133](#) and [Table 23-116](#) illustrate this register.

**Figure 23-133. GTU Configuration Register 4 (GTUC4) [offset\_CC = ACh]**

31	30	29		16
Reserved			OCS*	
R-0			R/W-Ah	
15	14	13		0
Reserved			NIT*	
R-0			R/W-9h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-116. GTU Configuration Register 4 (GTUC4) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29-16	OCS	8h-3E7Eh MT	Offset correction start (in macroticks). These bits determine the start of the offset correction within the NIT phase, calculated from start of cycle. Must be identical in all nodes of a cluster.
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-0	NIT	7h-3E7Dh MT	Network idle time start (in macroticks). These bits configure the starting point of the network idle time (NIT) at the end of the communication cycle expressed in terms of macroticks from the beginning of the cycle. The number must be identical in all nodes of a cluster.

### 23.19.2.3.12 GTU Configuration Register 5 (GTUC5)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only. [Figure 23-134](#) and [Table 23-117](#) illustrate this register.

**Figure 23-134. GTU Configuration Register 5 (GTUC5) [offset\_CC = B0h]**

31	24	23	21	20	16
	DEC*		Reserved		CDD*
	R/W-Eh		R-0		R/W-0
15		8	7		0
	DCB*			DCA*	
	R/W-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-117. GTU Configuration Register 5 (GTUC5) Field Descriptions**

Bit	Field	Value	Description
31-24	DEC	Eh-8Fh $\mu$ T	Decoding correction (in microticks). These bits configure the decoding correction value used to determine the primary time reference point.
23-21	Reserved.	0	Reads return 0. Writes have no effect.
20-16	CDD	0-14h $\mu$ T	Cluster drift damping (in microticks). These bits configure the cluster drift damping value used in clock synchronization to minimize accumulation of rounding errors.
15-8	DCB	0-C8h $\mu$ T	Delay compensation channel B (in microticks). These bits are used to compensate for reception delays on the indicated channel. This compensates propagation delays for microticks in the range of 0.0125 to 0.05s. In practice, the minimum propagation delay of all sync nodes should be applied.
7-0	DCA	0-C8h $\mu$ T	Delay compensation channel A (in microticks). These bits are used to compensate for reception delays on the indicated channel. This compensates propagation delays for microticks in the range of 0.0125 to 0.05s. In practice, the minimum propagation delay of all sync nodes should be applied.

### 23.19.2.3.13 GTU Configuration Register 6 (GTUC6)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-135 and Table 23-118 illustrate this register.

**Figure 23-135. GTU Configuration Register 6 (GTUC6) [offset\_CC = B4h]**

31	27	26	16
Reserved		MOD*	
R-0		R/W-2h	
15	11	10	0
Reserved		ASR*	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-118. GTU Configuration Register 6 (GTUC6) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26-16	MOD	2h-783h $\mu$ T	Maximum oscillator drift (in microticks). Maximum drift offset between two nodes that operate with unsynchronized clocks over one communication cycle in $\mu$ T.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10-0	ASR	0-753h $\mu$ T	Accepted startup range (in microticks). Number of microticks constituting the expanded range of measured deviation for startup frames during integration.

### 23.19.2.3.14 GTU Configuration Register 7 (GTUC7)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-136 and Table 23-119 illustrate this register.

**Figure 23-136. GTU Configuration Register 7 (GTUC7) [offset\_CC = B8h]**

31	26	25	16
Reserved		NSS*	
R-0		R/W-2h	
15	10	9	0
Reserved		SSL*	
R-0		R/W-4h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-119. GTU Configuration Register 7 (GTUC7) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved.	0	Reads return 0. Writes have no effect.
25-16	NSS	2h-3FFh MT	Number of static slots (in macroticks). These bits configure the number of static slots in a cycle. At least two coldstart nodes must be configured to startup a FlexRay network. The number of static slots must be identical in all nodes of a cluster.
15-10	Reserved.	0	Reads return 0. Writes have no effect.
9-0	SSL	4h-293h MT	Static slot length (in macroticks). These bits configure the duration of a static slot. The static slot length must be identical in all nodes of a cluster.

### 23.19.2.3.15 GTU Configuration Register 8 (GTUC8)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

[Figure 23-137](#) and [Table 23-120](#) illustrate this register.

**Figure 23-137. GTU Configuration Register 8 (GTUC8) [offset\_CC = BCh]**

31	29	28	16
Reserved		NMS*	
R-0		R/W-0	
15		6 5	0
Reserved		MSL*	
R-0		R/W-2h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-120. GTU Configuration Register 8 (GTUC8) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Read returns 0. Writes have no effect.
28-16	NMS	0-1F32h	Number of minislots. These bits configure the number of minislots in the dynamic segment of a cycle. The number of minislots must be identical in all nodes of a cluster.
15-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	MSL	2h-3Fh MT	Minislot length (in macroticks). These bits configure the duration of a minislot. The minislot length must be identical in all nodes of a cluster.

### 23.19.2.3.16 GTU Configuration Register 9 (GTUC9)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

[Figure 23-138](#) and [Table 23-121](#) illustrate this register.

**Figure 23-138. GTU Configuration Register 9 (GTUC9) [offset\_CC = C0h]**

31			18	17	16
Reserved				DSI*	
R-0				R/W-0	
15	13	12	8	7	6 5 0
Reserved	MAPO*		Reserved	APO*	
R-0	R/W-1h		R-0	R/W-1h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-121. GTU Configuration Register 9 (GTUC9) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Read returns 0. Writes have no effect.
17-16	DSI	0-2h	Dynamic slot idle phase (in minislots). The duration of the dynamic slot idle phase has to be greater or equal than the idle detection time. Must be identical in all nodes of a cluster.
15-13	Reserved	0	Read returns 0. Writes have no effect.
12-8	MAPO	1h-1Fh MT	Minislot action point offset (in macroticks). These bits configure the minislot action point offset within the minislots of the dynamic segment. The minislot action point offset must be identical in all nodes of a cluster.
7-6	Reserved	0	Read returns 0. Writes have no effect.
5-0	APO	1h-3Fh MT	Action point offset (in macroticks). These bits configure the action point offset within static slots and symbol window. The action point offset must be identical in all nodes of a cluster.

### 23.19.2.3.17 GTU Configuration Register 10 (GTUC10)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-139 and Table 23-122 illustrate this register.

**Figure 23-139. GTU Configuration Register 10 (GTUC10) [offset\_CC = C4h]**

31	27	26	16
Reserved		MRC*	
R-0		R/W-2h	
15	14	13	0
Reserved		MOC*	
R-0		R/W-5h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-122. GTU Configuration Register 10 (GTUC10) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26-16	MRC	2h-783h $\mu$ T	Maximum rate correction (in microticks). Holds the maximum permitted rate correction value to be applied by the internal clock synchronization algorithm. The communication controller checks the internal rate correction value against the maximum rate correction value (absolute value).
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-0	MOC	5h-3BA2h $\mu$ T	Maximum offset correction (in microticks). Holds the maximum permitted offset correction value to be applied by the internal clock synchronization algorithm (absolute value). The communication controller checks the internal offset correction value against the maximum offset correction value.

### 23.19.2.3.18 GTU Configuration Register 11 (GTUC11)

Figure 23-140 and Table 23-123 illustrate this register.

**Figure 23-140. GTU Configuration Register 11 (GTUC11) [offset\_CC = C8h]**

31	27	26	24	23	19	18	16
Reserved	ERC*			Reserved	EOC*		
R-0	R/W-0			R-0	R/W-0		
15	10	9	8	7	2	1	0
Reserved	ERCC*			Reserved	EOCC*		
R-0	R/W-0			R-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-123. GTU Configuration Register 11 (GTUC11) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26-24	ERC	0-7h $\mu$ T	External rate correction (in microticks). Holds the external clock rate correction value to be applied by the internal clock synchronization algorithm. The value is subtracted/added from/to the calculated rate correction value. The value is applied during NIT. May be modified in DEFAULT_CONFIG or CONFIG state only.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18-16	EOC	0-7h $\mu$ T	External offset correction (in microticks). Holds the external clock offset correction value to be applied by the internal clock synchronization algorithm. The value is subtracted/added from/to the calculated offset correction value. The value is applied during NIT. May be modified in DEFAULT_CONFIG or CONFIG state only.
15-10	Reserved	0	Read returns 0. Writes have no effect.
9-8	ERCC	0, 1h 2h 3h	External rate correction control. By writing to ERCC(1-0), the external rate correction is enabled as specified below. Should be modified only outside NIT.  0, 1h: No external rate correction 2h: External rate correction value subtracted from calculated rate correction value 3h: External rate correction value added to calculated rate correction value
7-2	Reserved	0	Read returns 0. Writes have no effect.
1-0	EOCC	0, 1h 2h 3h	External offset correction control. By writing to EOCC(1-0), the external offset correction is enabled as specified below. Should be modified only outside NIT.  0, 1h: No external offset correction 2h: External offset correction value subtracted from calculated offset correction value 3h: External offset correction value added to calculated offset correction value

### 23.19.2.4 Status Registers

During 8/16-bit accesses to status variables coded with more than 8/16-bit, the variable might be updated by the communication controller between two accesses (non-atomic read accesses). All internal counters and the communication controller status flags are reset when the communication controller transits from CONFIG to READY state.

#### 23.19.2.4.1 Communication Controller Status Vector (CCSV)

Figure 23-141 and Table 23-124 illustrate this register.

**Figure 23-141. Communication Controller Status Vector Register (CCSV) [offset\_CC = 100h]**

31	30	29	24 23								19	18	16
Reserved			PSL								RCA		WSV
			R-0		R-0						R-2		R-0
15	14	13	12	11	10	9	8	7	6	5			0
Rsvd.	CSI	CSAI	CSNI	Reserved		SLM	HQR	FSI			POCS		
R-0	R-0	R-0	R-0	R-0		R-0	R-0	R-0	R-0		R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-124. Communication Controller Status Vector Register (CCSV) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29-24	PSL		POC Status Log. Status of POCS[5:0] immediately before entering HALT state. Set when entering HALT state. Set to HALT when FREEZE command is applied during HALT state and FSI is not already set i.e. the HALT state was not reached by FREEZE command. Reset to "0" when leaving HALT state.
23-19	RCA	0-1Fh	Remaining coldstart attempts. Indicates the number of remaining coldstart attempts. The maximum number of coldstart attempts is configured by CSA(4-0) in the SUC configuration register 1.
18-16	WSV		Wakeup status. Indicates the status of the current wakeup attempt. Reset by CHI command RESET_STATUS_INDICATORS or by transition from HALT to DEFAULT_CONFIG state. 0 UNDEFINED. No wakeup attempt since CONFIG state was left. 1h RECEIVED_HEADER. Set when the communication controller finishes wakeup due to the reception of a frame header without coding violation on either channel in WAKEUP_LISTEN or WAKEUP_DETECT state. 2h RECEIVED_WUP. Set when the communication controller finishes wakeup due to the reception of a valid wakeup pattern on the configured wakeup channel in WAKEUP_LISTEN or WAKEUP_DETECT state. 3h COLLISION_HEADER. Set when the communication controller stops wakeup due to a detected collision during wakeup pattern transmission by receiving a valid header on either channel. 4h COLLISION_WUP. Set when the communication controller stops wakeup due to a detected collision during wakeup pattern transmission by receiving a valid wakeup pattern on the configured wakeup channel. 5h COLLISION_UNKNOWN. Set when the communication controller stops wakeup by leaving WAKEUP_DETECT state after expiration of the wakeup timer without receiving a valid wakeup pattern or a valid frame header. 6h TRANSMITTED. Set when the communication controller has successfully completed the transmission of the wakeup pattern. 7h Reserved
15	Reserved	0	Read returns 0. Writes have no effect.
14	CSI		Cold start inhibit. Indicates that the node is disabled from cold starting. The flag is set whenever the POC enters READY state. The flag has to be reset under control of the host by the controller host interface command ALLOW_COLDSTART (CMD(3-0) = 1001). 0 Cold starting of node enabled 1 Cold starting of node disabled
13	CSAI		Coldstart abort indicator. Coldstart aborted. Reset by CHI command RESET_STATUS_INDICATORS or by transition from HALT to DEFAULT_CONFIG state or from READY to STARTUP state.

**Table 23-124. Communication Controller Status Vector Register (CCSV) Field Descriptions (continued)**

Bit	Field	Value	Description
12	CSNI		Coldstart noise indicator. Indicates that the cold start procedure occurred under noisy conditions. Reset by CHI command RESET_STATUS_INDICATORS or by transition from HALT to DEFAULT_CONFIG state or from READY to STARTUP state.
11-10	Reserved	0	Read returns 0. Writes have no effect.
9-8	SLM		Slot mode. Indicates the actual slot mode of the POC in states READY, WAKEUP, STARTUP, NORMAL_ACTIVE, and NORMAL_PASSIVE. Default is SINGLE. Changes to ALL, depending on SUCC1.TSM. In NORMAL_ACTIVE or NORMAL_PASSIVE state the CHI command ALL_SLOTS will change the slot mode from SINGLE over ALL_PENDING to ALL. Set to SINGLE in all other states.  0 SINGLE 1h Reserved 2h ALL_PENDING 3h ALL
7	HRQ	0-1	Halt request. Indicates that a request from the Host has been received to halt the POC at the end of the communication cycle. Reset by CHI command RESET_STATUS_INDICATORS or by transition from HALT to DEFAULT_CONFIG state or when entering READY state.
6	FSI	0-1	Freeze status indicator. Indicates that the POC has entered the HALT state due to CHI command FREEZE or due to an error condition requiring an immediate POC halt. Reset by CHI command RESET_STATUS_INDICATORS or by transition from HALT to DEFAULT_CONFIG state.
5-0	POCS		Protocol operation control status. <b>Indicates the actual state of operation of the Communication Controller Protocol Operation Control:</b> 0 DEFAULT_CONFIG state 1h READY state 2h NORMAL_ACTIVE state 3h NORMAL_PASSIVE state 4h HALT state 5h MONITOR_MODE state 6h-Ch Reserved Dh LOOPBACK MODE state Eh Reserved Fh CONFIG state <b>Indicates the actual state of operation of the POC in the wakeup path:</b> 10h WAKEUP_STANDBY state 11h WAKEUP_LISTEN state 12h WAKEUP_SEND state 13h WAKEUP_DETECT state 14h-1Fh Reserved <b>Indicates the actual state of operation of the POC in the startup path:</b> 20h STARTUP_PREPARE state 21h COLDSTART_LISTEN state 22h COLDSTART_COLLISION_RESOLUTION state 23h COLDSTART_CONSISTENCY_CHECK state 24h COLDSTART_GAP state 25h COLDSTART_JOIN state 26h INTEGRATION_COLDSTART_CHECK state 27h INTEGRATION_LISTEN state 28h INTEGRATION_CONSISTENCY_CHECK state 29h INITIALIZE_SCHEDULE state 2Ah ABORT_STARTUP state 2Bh-3Fh Reserved

---

**NOTE:** CHI command RESET\_STATUS\_INDICATORS (SUCC1.CMD[3:0] = "Ah") resets flags FSI, HRQ, CSNI, CSAI, the slot mode SLM[1:0], and the wakeup status WSV[2:0]

---

#### 23.19.2.4.2 Communication Controller Error Vector (CCEV)

Reset by CHI command RESET\_STATUS\_INDICATORS or by transition from HALT to DEFAULT\_CONFIG state or when entering READY state.

Figure 23-142 and Table 23-125 illustrate this register.

**Figure 23-142. Communication Controller Error Vector Register (CCEV) [offset\_CC = 104h]**

31											16
	Reserved										
	R-0										
15	13	12		8	7	6	5	4	3	0	
Reserved		PTAC		ERRM		Reserved		CCFC			
R-0		R-0		R-0		R-0		R-0			R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-125. Communication Controller Error Vector Register (CCEV) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Read returns 0. Writes have no effect.
12-8	PTAC	0-1Fh	Passive to active count. Indicates the number of consecutive even / odd cycle pairs that have passed with valid rate and offset correction terms, while the node is waiting to transit from NORMAL_PASSIVE state to NORMAL_ACTIVE state. The transition takes place when PTAC(4-0) equals PTA(4-0)-1 as defined in the SUC configuration register 1
7-6	ERRM	0 1h 2h 3h	Error mode. Indicates the actual error mode of the POC.  ACTIVE PASSIVE COMM_HALT Reserved
5-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	CCFC	0-15h	Clock correction failed counter. The clock correction failed counter is incremented by one at the end of any odd communication cycle where either the missing offset correction error or missing rate correction error are active. The clock correction failed counter is reset to 0 at the end of an odd communication cycle if neither the offset correction failed nor the rate correction failed errors are active. The clock correction failed counter stops at 15.

### 23.19.2.4.3 Slot Counter Value (SCV)

This register is reset when the Communication Controller leaves CONFIG state or enters STARTUP state. Figure 23-143 and Table 23-126 illustrate this register.

**Figure 23-143. Slot Counter Vector Register (SCV) [offset\_CC = 110h]**

31	27	26	16
Reserved		SCCB	
R-0		R-0	
15	11	10	0
Reserved		SCCA	
R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-126. Slot Counter Vector Register (SCV) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26-16	SCCB	1h-7FFh	Slot counter channel B. Current slot counter value channel B. The value is incremented by the communication controller and reset at the start of a communication cycle.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10-0	SCCA	1h-7FFh	Slot counter channel A. Current slot counter value channel A. The value is incremented by the communication controller and reset at the start of a communication cycle.

### 23.19.2.4.4 Macrotick and Cycle Counter Value (MTCCV)

Figure 23-144 and Table 23-127 illustrate this register.

**Figure 23-144. Macrotick and Cycle Counter Register (MTCCV) [offset\_CC = 114h]**

31	22	21	16
Reserved		CCV	
R-0		R-0	
15	14	13	0
Reserved		MTV	
R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-127. Macrotick and Cycle Counter Register (MTCCV) Field Descriptions**

Bit	Field	Value	Description
31-22	Reserved	0	Read returns 0. Writes have no effect.
21-16	CCV	0-3Fh	Cycle counter value. Current cycle counter value. The value is incremented by the communication controller at the start of a communication cycle.
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-0	MTV	0-3E80h	Macrotick value. Current macrotick value. The value is incremented by the communication controller and reset at the start of a communication cycle.

### 23.19.2.4.5 Rate Correction Value (RCV)

This register is reset when the Communication Controller leaves CONFIG state or enters STARTUP state. Figure 23-145 and Table 23-128 illustrate this register.

**Figure 23-145. Rate Correction Value Register (RCV) [offset\_CC = 118h]**

31				16
	Reserved			
				R-0
15	12	11		0
	Reserved		RCV	
			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-128. Rate Correction Value Register (RCV) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Read returns 0. Writes have no effect.
11-0	RCV		Rate correction value (in microticks). Rate correction value (two's complement). Calculated internal rate correction value before limitation. If the RCV value exceeds the limits defined by GTUC10.MRC[10:0], flag SFS.RCLR is set to '1'.

**NOTE:** The external rate correction value is added to the limited rate correction value.

### 23.19.2.4.6 Offset Correction Value (OCV)

Figure 23-146 and Table 23-129 illustrate this register.

**Figure 23-146. Offset Correction Value Register (OCV) [offset\_CC = 11Ch]**

31			20	19	16
	Reserved				OCV
					R-0
15			0		
	OCV				
			R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-129. Offset Correction Value Register (OCV) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19-0	OCV		Offset correction value (in microticks). Offset correction value (two's complement). Calculated internal offset correction value before limitation. If the OCV value exceeds the limits defined by GTUC10.MOC[13:0], flag SFS.OCLR is set to '1'.

**NOTE:** The external offset correction value is added to the limited offset correction value.

### 23.19.2.4.7 Sync Frame Status (SFS)

This register is reset when the Communication Controller leaves CONFIG state or enters STARTUP state. Figure 23-147 and Table 23-130 illustrate this register.

**Figure 23-147. Sync Frame Status Register (SFS) [offset\_CC = 120h]**

31	Reserved								20	19	18	17	16
									RCLR	MRCS	OCLR	MOCS	
				R-0					R-0	R-0	R-0	R-0	R-0
15	VSBO	12	11	8	7		4	3					0
				R-0	R-0		R-0						R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-130. Sync Frame Status Register (SFS) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Read returns 0. Writes have no effect.
19	RCLR	0	Rate correction limit reached. The Rate Correction Limit Reached flag signals to the Host, that the rate correction value has exceeded its limit as defined by GTUC10.MRC[10:0]. The flag is updated by the communication controller at start of offset correction phase.
			Rate correction below limit
		1	Rate correction limit reached
18	MRCS	0	Missing rate correction signal. The missing rate correction signal signals to the host that no rate correction can be performed because no pairs of even/odd sync frames were received. The flag is updated by the communication controller at start of offset correction phase.
			Rate correction signal valid
		1	Missing rate correction signal
17	OCLR	0	Offset correction limit reached. The offset correction limit reached flag signals to the host that the offset correction value has reached its limit as defined by GTUC10.MOC[13:0]. The flag is updated by the communication controller at start of offset correction phase.
			Offset correction below limit
		1	Offset correction limit reached
16	MOCS	0	Missing offset correction signal. The missing offset correction signal signals to the host that no rate correction can be performed because no pairs of even / odd sync frames were received. The flag is updated by the communication controller at start of offset correction phase.
			Offset correction signal valid
		1	Missing offset correction signal
15-12	VSBO	0-Fh	Valid sync frames channel B, odd communication cycle. Holds the number of valid sync frames received on channel B in the odd communication cycle. If transmission of sync frames is enabled by SUCC1.TXSY the value is incremented by one. The value is updated during the NIT of each odd communication cycle.
11-8	VSBE	0-Fh	Valid synch frames channel B, even communication cycle. Holds the number of valid sync frames received and transmitted on channel B in the even communication cycle. If transmission of sync frames is enabled by SUCC1.TXSY the value is incremented by one. The value is updated during the NIT of each even communication cycle.
7-4	VSAO	0-Fh	Valid synch frames channel A, odd communication cycle. Holds the number of valid sync frames received and transmitted on channel A in the odd communication cycle. If transmission of sync frames is enabled by SUCC1.TXSY the value is incremented by one. The value is updated during the NIT of each odd communication cycle.
3-0	VSAE	0-Fh	Valid synch frames channel A, even communication cycle. Holds the number of valid sync frames received and transmitted on channel A in the even communication cycle. If transmission of sync frames is enabled by SUCC1.TXSY the value is incremented by one. The value is updated during the NIT of each even communication cycle.

**NOTE:** The bit fields **VSBO(3-0)**, **VSBE(3-0)**, **VSAO(3-0)**, **VSAE(3-0)**are only valid if the respective channel is assigned to the communication controller bySUCC1.CCHA or SUCC1.CCHB.

### 23.19.2.4.8 Symbol Window and NIT Status (SWNIT)

Symbol window related status information. Updated by the communication controller at the end of the symbol window for each channel. During startup the status data is not updated. This register is reset when the Communication Controller leaves CONFIG state or enters STARTUP state.

Figure 23-148 and Table 23-131 illustrate this register.

**Figure 23-148. Symbol Window and NIT Status Register (SWNIT) [offset\_CC = 124h]**

31	Reserved															16
R-0																
15	12	11	10	9	8	7	6	5	4	3	2	1	0			
Reserved	SBNB	SENB	SBNA	SENA	MTSB	MTSA	TCSB	SBSB	SESB	TCSA	SBSA	SESA				

R-0                    R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-131. Symbol Window and NIT Status Register (SWNIT) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Read returns 0. Writes have no effect.
11	SBNB	0	Slot boundary violation during NIT channel B.
		1	No slot boundary violation detected
		1	Slot boundary violation during NIT detected on channel B
10	SENB	0	Syntax error during NIT channel B.
		1	No syntax error detected
		1	Syntax error during NIT detected on channel B
9	SBNA	0	Slot boundary violation during NIT channel A.
		1	No slot boundary violation detected
		1	Slot boundary violation during NIT detected on channel A
8	SENA	0	Syntax error during NIT channel A.
		1	No syntax error detected
		1	Syntax error during NIT detected on channel A
7	MTSB	0	MTS Received on Channel B. Media Access Test symbol received on channel B during the last symbol window. Updated by the communication controller for each channel at the end of the symbol window. When this bit is set to '1', also interrupt flag SIR.MTSB is set to '1'.
		1	No MTS symbol received on channel B
		1	MTS symbol received on channel B
6	MTSA	0	MTS Received on Channel A. Media Access Test symbol received on channel A during the last symbol window. Updated by the communication controller for each channel at the end of the symbol window. When this bit is set to '1', also interrupt flag SIR.MTSB is set to '1'.
		1	No MTS symbol received on channel A
		1	MTS symbol received on channel A
5	TCSB	0	Transmission conflict in symbol window channel B.
		1	No transmission conflict detected
		1	Transmission conflict in symbol window detected on channel B
4	SBSB	0	Slot boundary violation in symbol window channel B.
		1	No slot boundary violation detected
		1	Slot boundary violation during symbol window detected on channel B
3	SESB	0	Syntax error in symbol window channel B.
		1	No syntax error detected
		1	Syntax error during symbol window detected on channel B

**Table 23-131. Symbol Window and NIT Status Register (SWNIT) Field Descriptions (continued)**

Bit	Field	Value	Description
2	TCSA	0	Transmission conflict in symbol window channel A.
		1	No transmission conflict detected
			Transmission conflict in symbol window detected on channel A
1	SBSA	0	Slot boundary violation in symbol window channel A.
		1	No slot boundary violation detected
			Slot boundary violation during symbol window detected on channel A
0	SESA	0	Syntax error in symbol window channel A.
		1	No syntax error detected
			Syntax error during symbol window detected on channel A

#### 23.19.2.4.9 Aggregated Channel Status (ACS)

The aggregated channel status provides the host with an accrued status of channel activity for all communication slots regardless of whether they are assigned for transmission or subscribed for reception. The aggregated channel status also includes status data from the symbol phase and the network idle time. The status data is updated (set) after each slot and aggregated until it is reset by the host. During startup the status data is not updated. A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect on the flag. This register is reset when the Communication Controller leaves CONFIG state or enters STARTUP state.

Figure 23-149 and Table 23-132 illustrate this register.

**Figure 23-149. Aggregated Channel Status Register (ACS) [offset\_CC = 128h]**

31	16
Reserved	
R-0	
15	13      12      11      10      9      8      7      5      4      3      2      1      0
Reserved	SBVB    CIB    CEDB    SEDB    VFRB    Reserved    SBVA    CIA    CEDA    SEDA    VFRA
R-0	R/W-0    R/W-0    R/W-0    R/W-0    R/W-0    R/W-0    R-0    R/W-0    R/W-0    R/W-0    R/W-0    R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-132. Aggregated Channel Status Register (ACS) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Read returns 0. Writes have no effect.
12	SBVB		Slot boundary violation on channel B. One or more slot boundary violations were observed on channel B at any time during the observation period (static or dynamic slots including symbol window and NIT).
		0	No slot boundary violation observed
		1	Slot boundary violation(s) observed on channel B
11	CIB		Communication indicator channel B. One or more valid frames were received on channel B in slots that also contained any additional communication during the observation period, i.e. one or more slots received a valid frame AND had any combination of either syntax error OR content error OR slot boundary violation.
		0	No valid frame(s) received in slots containing any additional communication
		1	Valid frame(s) received on channel B in slots containing any additional communication
10	CEDB		Content error detected on channel B. One or more frames with a content error were received on channel B in any static or dynamic slot during the observation period.
		0	No frame with content error received
		1	Frame(s) with content error received on channel B

**Table 23-132. Aggregated Channel Status Register (ACS) Field Descriptions (continued)**

Bit	Field	Value	Description
9	SEDB	0	Syntax error detected on channel B. One or more syntax errors in static or dynamic slots including symbol window and NIT were observed on channel B.
		1	No syntax error observed
8	VFRB	0	Valid frame received on channel B. One or more valid frames were received on channel B in any static or dynamic slot during the observation period. Reset is under control of the host.
		1	No valid frame received
7-5	Reserved	0	Valid frame(s) received on channel B
		0	Read returns 0. Writes have no effect.
4	SBVA	0	Slot boundary violation on channel A. One or more slot boundary violations were observed on channel A at any time during the observation period (static or dynamic slots including symbol window and NIT).
		1	No slot boundary violation observed
3	CIA	0	Slot boundary violation(s) observed on channel A
		0	Communication indicator channel A. One or more valid frames were received on channel A in slots that also contained any additional communication during the observation period, i.e. one or more slots received a valid frame AND had any combination of either syntax error OR content error OR slot boundary violation.
2	CEDA	0	No valid frame(s) received in slots containing any additional communication
		1	Valid frame(s) received on channel A in slots containing any additional communication
1	SEDA	0	Content error detected on channel A. One or more frames with a content error were received on channel A in any static or dynamic slot during the observation period.
		1	No frame with content error received
0	VFRA	0	Frame(s) with content error received on channel A
		0	Syntax error detected on channel A. One or more syntax errors in static or dynamic slots including symbol window and NIT were observed on channel A.
0	VFRA	0	No syntax error observed
		1	Syntax error(s) observed on channel A
0	VFRA	0	Valid frame received on channel A. One or more valid frames were received on channel A in any static or dynamic slot during the observation period.
		1	No valid frame received
0	VFRA	0	Valid frame(s) received on channel A

### 23.19.2.4.10 Even Sync ID [1...15] (ESIDn)

Registers ESID1 to ESID15 hold the frame IDs of the sync frames received in **even** communication cycles, assorted in ascending order, with register ESID1 holding the lowest received sync frame ID. If the node transmits a sync frame in an even communication cycle by itself, register ESID1 holds the respective sync frame ID as configured in message buffer 0. The value is updated during the NIT of each even communication cycle. This register is reset when the Communication Controller leaves CONFIG state or enters STARTUP state.

[Figure 23-150](#) and [Table 23-133](#) illustrate this register.

**Figure 23-150. Even Sync ID Register [1...15] (ESIDn) [offset\_CC = 130h-168h]**

31											16											
Reserved																						
R-0																						
15	14	13		10	9							0										
RXEB	RXEA		Reserved							EID		R-0										
R-0	R-0		R-0									R-0										

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-133. Even Sync ID Register [1...15] (ESIDn) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15	RXEB	0	Received even sync ID on channel B. A sync frame corresponding to the stored even sync ID was received on channel B.
			Sync frame not received on channel B
			Sync frame received on channel B
14	RXEA	0	Received even sync ID on channel A. A sync frame corresponding to the stored even sync ID was received on channel A.
			Sync frame not received on channel A
			Sync frame received on channel A
13-10	Reserved	0	Read returns 0. Writes have no effect.
9-0	EID		Even Sync ID. Sync frame ID even communication cycle.

### 23.19.2.4.11 Odd Sync ID [1...15] (OSIDn)

Registers OSID1 to OSID15 hold the frame IDs of the sync frames received in **odd** communication cycles, assorted in ascending order, with register OSID1 holding the lowest received sync frame ID. If the node transmits a sync frame in an odd communication cycle by itself, register OSID1 holds the respective sync frame ID as configured in message buffer 0. The value is updated during the NIT of each odd communication cycle. This register is reset when the Communication Controller leaves CONFIG state or enters STARTUP state.

Figure 23-151 and Table 23-134 illustrate this register.

**Figure 23-151. Odd Sync ID Register [1...15] (OSIDn) [offset\_CC = 170h-1A8h]**

31	Reserved										16
15	14	13	10	9	R-0						0
RXOB	RXOA	Reserved									OID
R-0	R-0	R-0									R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-134. Odd Sync ID Register [1...15] (OSIDn) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15	RXOB	0	Received odd sync ID on channel B. A sync frame corresponding to the stored even sync ID was received on channel B.
			Sync frame not received on channel B
			Sync frame received on channel B
14	RXOA	0	Received odd sync ID on channel A. A sync frame corresponding to the stored even sync ID was received on channel A.
			Sync frame not received on channel A
			Sync frame received on channel A
13-10	Reserved	0	Read returns 0. Writes have no effect.
9-0	OID		Odd Sync ID. Sync frame ID odd communication cycle.

### 23.19.2.4.12 Network Management Vector [1...3] (NMVn)


The three network management registers hold the accrued NM vector (configurable 0-12 bytes). The accrued NM vector is generated by the communication controller by bit-wise ORing each NM vector received (valid frames with PPI = 1) on each channel.

The communication controller updates the NM vector at the end of each communication cycle as long as the communication controller is either in NORMAL\_ACTIVE or NORMAL\_PASSIVE state.

NMVn-bytes exceeding the configured NM vector length are not valid.

[Figure 23-152](#) illustrates these registers and [Table 23-135](#) shows the assignment of the data bytes to the network management vector.

**Figure 23-152. Network Management Register [1...3] (NMVn) [offset\_CC = 1B0h-1B8h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-135. Assignment of Data Bytes to Network Management Vector**

Bit Word	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0		
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0									
NMV1	Data3						Data2						Data1						Data0											
NMV2	Data7						Data6						Data5						Data4											
NMV3	Data11						Data10						Data9						Data8											

### 23.19.2.5 Message Buffer Control Registers

#### 23.19.2.5.1 Message RAM Configuration (MRC)

The message RAM Configuration register defines the number of message buffers assigned to the static segment, dynamic segment, and FIFO. The register can be written during DEFAULT\_CONFIG or CONFIG state only.

Figure 23-153 and Table 23-136 illustrate this register.

**Figure 23-153. Message RAM Configuration Register (MRC) [offset\_CC = 300h]**

31	27	26	25	24	23	16
Reserved	SPLM*	SEC*			LCB*	
R-0	R-1	R-0			R/W-80h	
15		8	7			0
	FFB*			FDB*		
	R/W-0			R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-136. Message RAM Configuration Register (MRC) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	SPLM		Sync Frame Payload Multiplex. This bit is only evaluated if the node is configured as sync node (SUCC1.TXSY = '1') or for single slot mode operation (SUCC1.TSM = '1'). When this bit is set to '1' message buffers 0 and 1 are dedicated for sync frame transmission with different payload data on channel A and B. When this bit is set to '0', sync frames are transmitted from message buffer 0 with the same payload data on both channels. Note that the channel filter configuration for message buffer 0 resp. message buffer 1 has to be chosen accordingly.
		0	Only message buffer 0 locked against reconfiguration
		1	Both message buffers 0 and 1 are locked against reconfiguration
25-24	SEC		Secure Buffers. Not evaluated when the communication controller is in DEFAULT_CONFIG or CONFIG state.
		0	Reconfiguration of message buffers enabled with numbers < FFBh enabled Exception: In nodes configured for sync frame transmission or for single slot mode operation message buffer 0 (and if SPLM = '1', also message buffer 1) is always locked
		1h	Reconfiguration of message buffers with numbers < FDB and with numbers FFB locked and transmission of message buffers for static segment with numbers FDB disabled
		10h	Reconfiguration of all message buffers locked
		11h	Reconfiguration of all message buffers locked and transmission of message buffers for static segment with numbers FDB disabled
26-16	LCB		Last configured buffer.
		0-7Fh	Number of message buffers is LCB + 1
		≥ 80h	No message buffer configured
15-8	FFB		First buffer of FIFO.
		0	All message buffers assigned to the FIFO
		0-7Fh	Message buffers from FFB to LCB assigned to the FIFO
		≥ 80h	No message buffer assigned to the FIFO
7-0	FDB		First dynamic buffer.
		0	No group of pure static buffers configured
		0-7Fh	Message buffers 0 to FDB - 1 reserved for static segment
		≥ 80h	No dynamic buffers configured

**NOTE:** In case the node is configured as sync node (SUCC1.TXSY = '1') or for single slot mode operation (SUCC1.TSM = '1'), message buffer 0 resp. 1 is reserved for sync frames or single slot frames and have to be configured with the node-specific key slot ID. In case the node is neither configured as sync node nor for single slot operation message buffer 0 resp. 1 is treated like all other message buffers.

**Table 23-137. Buffer Configuration**

Message Buffer 0	$\downarrow$ Static Buffers $\downarrow$ Static + Dynamic Buffers $\downarrow$ FIFO	$\leftarrow$ <b>FDB</b> $\leftarrow$ <b>FFB</b> FIFO configured: FBB > FDB $\leftarrow$ <b>FFB</b> No FIFO configured: FFB $\geq$ 128  $\leftarrow$ <b>LCB</b> LCB $\geq$ FDB, $\geq$ FFB
Message Buffer 1		
...		
Message Buffer N-1		
Message Buffer N		

The programmer must ensure that the configuration defined by FDB(7-0), FFB(7-0), and LCB(7-0) is valid.

**NOTE:** The communication controller does not check for erroneous configurations.

**NOTE: Maximum Number of Header Sections**

The maximum number of header sections is 128. This means a maximum of 128 message buffers can be configured. The maximum length of the data sections is 254 bytes. The length of the data section may be configured different for each message buffer. In case two or more message buffers are assigned to slot 1 by use of cycle filtering, all of them must be located either in the "Static Buffers" or at the beginning of the "Static + Dynamic Buffers" section. The FlexRay protocol specification requires that each node has to send a frame in its key slot. Therefore at least message buffer 0 is reserved for transmission in the key slot. Due to this requirement a maximum number of 127 message buffers can be assigned to the FIFO. Nevertheless, a non protocol conform configuration without a transmission slot in the static segment would still be operational. The payload length configured and the length of the data sections need to be configured identical for all message buffers belonging to the FIFO via WRHS2.PL[6:0] and WRHS3.DP[10:0]. When the communication controller is not in DEFAULT\_CONFIG or CONFIG state reconfiguration of message buffers belonging to the FIFO is locked.

### 23.19.2.5.2 FIFO Rejection Filter (FRF)

The FIFO rejection filter defines a user specified sequence of bits with which channel, frame ID, and cycle count of the incoming frames are compared. Together with the FIFO rejection filter mask (FRFM), this register determines whether a message is rejected by the FIFO. The FRF register can be written during DEFAULT\_CONFIG or CONFIG state only.

Figure 23-154 and Table 23-138 illustrate this register.

**Figure 23-154. FIFO Rejection Filter Register (FRF) [offset\_CC = 304h]**

31	25	24	23	22	16
Reserved	RNF*	RSS*		CYF*	
R-0	R-1	R-1		R/W-0	
15	13	12		2	1 0
Reserved		FID*		CH*	
R-0		R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-138. FIFO Rejection Filter Register (FRF) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	RNF	0 1	Reject null frames. If this bit is set, received null frames are not stored in the FIFO. Null frames are stored in the FIFO Reject all null frames
23	RSS	0 1	Reject in static segment. If this bit is set, the FIFO is used only for the dynamic segment. FIFO also used in static segment Reject messages in static segment
22-16	CYF		Cycle counter filter. The 7-bit cycle counter filter determines the cycle set to which the frame ID FIFO rejection filter and the channel FIFO rejection filter are applied. In cycles not belonging to the cycle set specified by CYF[6:0], all frames are rejected. For details about the configuration of the cycle counter filter.
15-13	Reserved	0	Read returns 0. Writes have no effect.
12-2	FID	0-7FFh	Frame ID filter. A frame ID filter value of zero means that no frame ID is rejected.
1-0	CH	0 2h 3h 4h	Channel filter. Note: If reception on both channels is configured, also in the static segment both frames (from channel A and B) are always stored in the FIFO, even if they are identical. Receive on both channels Receive only on channel B Receive only on channel A No reception

### 23.19.2.5.3 FIFO Rejection Filter Mask (FRFM)

The FIFO rejection filter mask specifies which of the corresponding frame ID filter bits are relevant for rejection filtering. If a bit is set, it indicates that the state of the corresponding bit in the FRF register will not be considered for rejection filtering. The FRFM register can be written during DEFAULT\_CONFIG or CONFIG state only.

Figure 23-155 and Table 23-139 illustrate this register.

**Figure 23-155. FIFO Rejection Filter Mask Register (FRFM) [offset\_CC = 308h]**

31											16											
Reserved																						
R-0																						
15	13	12								2	1	0										
Reserved										MFID*		Reserved										
R-0										R/W-0		R-0										

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-139. FIFO Rejection Filter Mask Register (FRFM) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Read returns 0. Writes have no effect.
12-2	MFID	0	Mask Frame ID Filter
		1	Corresponding frame ID filter bit is used for rejection filtering. Ignore corresponding frame ID filter bit.
1-0	Reserved	0	Read returns 0. Writes have no effect.

### 23.19.2.5.4 FIFO Critical Level (FCL)

The communication controller accepts modifications of the register in DEFAULT\_CONFIG or CONFIG state only.

Figure 23-156 and Table 23-140 illustrate this register.

**Figure 23-156. FIFO Critical Level Register (FCL) [offset\_CC = 30Ch]**

31											16											
Reserved																						
R-0																						
15			8	7						0												
Reserved										CL*												
R-0										R/W-810h												

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-140. FIFO Critical Level Register (FCL) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	CL		Critical Level. When the receive FIFO fill level FSR.RFFL[7:0] is equal or greater than the critical level configured by CL[7:0], the receive FIFO critical level flag FSR.RFCL is set. If CL[7:0] is programmed to values > 128, bit FSR.RFCL is never set. When FSR.RFCL changes from '0' to '1' bit SIR.RFCL is set to '1', and if enabled, an interrupt is generated

### 23.19.2.6 Message Buffer Status Registers

#### 23.19.2.6.1 Message Handler Status (MHDS)

A flag is cleared by writing a 1 to the corresponding bit position. Writing a 0 has no effect on the flag. A hardware reset will also clear the register.

Figure 23-157 and Table 23-141 illustrate this register.

**Figure 23-157. Message Handler Status (MHDS) [offset\_CC = 310h]**

31	30	24	23	22	16
Rsvd.	MBU	Rsvd.	MBT		
R-0	R-0	R-0	R-0		
15	14	8	7	6	5
Rsvd.	FMB	CRAM	MFMB	FMBD	PTFB2
R-0	R-0	R-1	R/W-0	R/W-0	R/W-0
		PTFB1	PMR	POBF	PIBF
		R/W-0	R/W-0	R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-141. Message Handler Status (MHDS) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read returns 0. Writes have no effect.
30-24	MBU	0-7Fh	Message buffer updated. Number of the message buffer that was updated last by the communication controller. For this message buffer, the respective ND and/or MBC flag in the new data 1...4 (NDAT1...4) and the message buffer status changed 1...4 (MBSC1...4) registers are also set.  <b>Note: MBU[6-0] are reset when the communication controller leaves CONFIG state or enters STARTUP state.</b>
23	Reserved	0	Read returns 0. Writes have no effect.
22-16	MBT	0-7Fh	Message buffer transmitted. Number of the last successfully transmitted message buffer. If the message buffer is configured for single-shot mode, the respective TXR flag in the Transmission request register 1...4 (TXRQ1..4) was reset.  <b>Note: MBT[6-0] are reset when the communication controller leaves CONFIG state or enters STARTUP state.</b>
15	Reserved	0	Read returns 0. Writes have no effect.
14-8	FMB	0-7Fh	Faulty message buffer. A parity error occurred when reading from a message buffer or when transferring data from Input Buffer or Transient Buffer 1,2 to the message buffer referenced by FMB(6-0). This value is only valid when one of the flags PIBF, PMR, PTBF1, PTBF2, and flag FMBD is set. Is not updated while flag FMBD is set.
7	CRAM	0	Clear all internal RAMs. Signals that execution of the controller host interface command CLEAR_RAMS is ongoing (all bits of all internal RAM blocks are written to 0). The bit is set by hardware reset or by the controller host interface command CLEAR_RAMS.
		1	No execution of the controller host interface command CLEAR_RAMS
			Execution of the controller host interface command CLEAR_RAMS ongoing
6	MFMB	0	Multiple faulty message buffers detected.
		1	No additional faulty message buffer
			Another faulty message buffer was detected while flag FMBD is set
5	FMBD	0	Faulty message buffer detected.
		1	No faulty message buffer
			Message buffer referenced by FMB(6-0) holds faulty data due to a parity error
4	PTBF2	0	Parity error transient buffer RAM B.
		1	No parity error
			Parity error occurred when reading transient buffer RAM B
3	PTBF1	0	Parity error transient buffer RAM A.
		1	No parity error
			Parity error occurred when reading transient buffer RAM A

**Table 23-141. Message Handler Status (MHDS) Field Descriptions (continued)**

Bit	Field	Value	Description
2	PMR	0	Parity error message RAM.
			No parity error
		1	Parity error occurred when reading message RAM
1	POBF	0	Parity error output buffer RAM 1, 2.
			No parity error
		1	Parity error occurred when message handler read output buffer RAM 1,2
0	PIBF	0	Parity error input buffer RAM 1, 2.
			No parity error
		1	Parity error occurred when message handler read input buffer RAM 1,2

**NOTE:** When one of the flags PIBF, POBF, PMR, PTBF1, PTBF2 changes from '0' to '1' the PERR flag in the Error Interrupt Register (EIR) is set to '1'.

### 23.19.2.6.2 Last Dynamic Transmit Slot (LDTS)

The register is reset when the communication controller leaves CONFIG state or enters STARTUP state

Figure 23-158 and Table 23-142 illustrate this register.

**Figure 23-158. Last Dynamic Transmit Slot (LDTS) [offset\_CC = 314h]**

31	27	26	16
Reserved		LDTB	
R-0		R-0	
15	11	10	0
Reserved		LDTA	
R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-142. Last Dynamic Transmit Slot (LDTS) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26-16	LDTB		Last Dynamic Transmission Channel B. Value of Slot Counter B at the time of the last frame transmission on channel A in the dynamic segment of this node. It is updated at the end of the dynamic segment and is reset to zero if no frame was transmitted during the dynamic segment.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10-0	LDTA		Last Dynamic Transmission Channel A. Value of Slot Counter A at the time of the last frame transmission on channel A in the dynamic segment of this node. It is updated at the end of the dynamic segment and is reset to zero if no frame was transmitted during the dynamic segment.

### 23.19.2.6.3 FIFO Status Register (FSR)

The register is reset when the communication controller leaves CONFIG state, enters STARTUP state, or by CHI command CLEAR\_RAMs..

Figure 23-159 and Table 23-143 illustrate this register.

**Figure 23-159. FIFO Status Register (FSR) [offset\_CC = 318h]**

31	Reserved								16
R-0									
15	8	7			3	2	1	0	
R-0	R-0		Reserved		R-0	R-0	R-0	RFCL	RFNE

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-143. FIFO Status Register (FSR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-8	RFFL	0-7Fh	Receive FIFO Fill Level. Number of FIFO buffers filled with new data not yet read by the Host.
7-7	Reserved	0	Read returns 0. Writes have no effect.
2	RFO	0	Receive FIFO Overrun. The flag is set by the communication controller when a receive FIFO overrun is detected. When a receive FIFO overrun occurs, the oldest message is overwritten with the actual received message. In addition, interrupt flag RFO in the Error Interrupt Register (EIR) is set. The flag is cleared by the next FIFO read access issued by the Host.
		1	No receive FIFO overrun detected
		1	A receive FIFO overrun has been detected
1	RFCL	0	Receive FIFO Critical Level. This flag is set when the receive FIFO fill level RFFL[7:0] is equal or greater than the critical level as configured by CL[7:0] in the FIFO Critical Level register (FCL). The flag is cleared by the communication controller as soon as RFFL[7:0] drops below FCL.CL[7:0]. When RFCL changes from '0' to '1' the RFCL flag in the Status Interrupt register (SIR) is set to '1', and if enabled, an interrupt is generated.
		0	Receive FIFO below critical level
		1	Receive FIFO critical level reached
0	RFNE	0	Receive FIFO Not Empty. This flag is set by the communication controller when a received valid frame (data or null frame depending on rejection mask) was stored in the FIFO. In addition, interrupt flag RFNE in the Status Interrupt register (SR) is set. The bit is reset after the Host has read all message from the FIFO.
		0	Receive FIFO is empty
		1	Receive FIFO is not empty

#### 23.19.2.6.4 Message Handler Constraints Flags (MHDF)

Some constraints exist for the Message Handler regarding VBUSclk frequency, Message RAM configuration, and FlexRay bus traffic. In order to simplify software development, constraints violations are reported by setting flags in the MHDF.

A flag is cleared by writing a '1' to the corresponding bit position. Writing a '0' has no effect on the flag. A hardware reset will also clear the register. The register is reset when the communication controller leaves CONFIG state, enters STARTUP state, or by CHI command CLEAR\_RAMs.

Figure 23-160 and Table 23-144 illustrate this register.

**Figure 23-160. Message Handler Constraints Flags (MHDF) [offset\_CC = 31Ch]**

31	16
Reserved	
R-0	
15	9      8      7      6      5      4      3      2      1      0
	Reserved      WAHP      TNSA      TNSB      TBFB      TBFA      FNFB      FNFA      SNUB      SNUA
	R-0      R/W-0      R/W-0      R/W-0      R/W-0      R/W-0      R/W-0      R/W-0      R/W-0      R/W-0      R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-144. Message Handler Constraint Flags (MHDF) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read returns 0. Writes have no effect.
8	WAHP		Write attempt to header partition. This flag is set by the communication controller when the message handler tries to write message data into the header partition of the Message RAM due to faulty configuration of a message buffer. The write attempt is not executed, to protect the header partition from unintended write accesses.
		0	No write attempt to header partition
		1	Write attempt to header partition
7	TNSA		Transmission Not Started Channel A. This flag is set by the CC when the Message Handler was not ready to start a scheduled transmission on channel A at the action point of the configured slot.
		0	No transmission not started on channel A
		1	Transmission not started on channel A
6	TNSB		Transmission Not Started Channel B. This flag is set by the CC when the Message Handler was not ready to start a scheduled transmission on channel B at the action point of the configured slot.
		0	No transmission not started on channel B
		1	Transmission not started on channel B
5	TBFB		Transient buffer access failure B. This flag is set by the communication controller when a read or write access to TBF B requested by PRT B could not complete within the available time.
		0	No TBF B access failure
		1	TBF B access failure
4	TBFA		Transient buffer access failure A. This flag is set by the communication controller when a read or write access to TBF A requested by PRT A could not complete within the available time.
		0	No TBF A access failure
		1	TBF A access failure
3	FNFB		Find sequence not finished channel B. This flag is set by the communication controller when the Message Handler, due to overload condition, was not able to finish a find sequence (scan of Message RAM for matching message buffer) with respect to channel B.
		0	No find sequence not finished for channel B
		1	Find sequence not finished for channel B
2	FNFA		Find sequence not finished channel A. This flag is set by the communication controller when the Message Handler, due to overload condition, was not able to finish a find sequence (scan of Message RAM for matching message buffer) with respect to channel A.
		0	No find sequence not finished for channel A
		1	Find sequence not finished for channel A

**Table 23-144. Message Handler Constraint Flags (MHDF) Field Descriptions (continued)**

Bit	Field	Value	Description
1	SNUB	0 1	Status not updated channel B. This flag is set by the communication controller when the Message Handler, due to overload condition, was not able to update a message buffer's status MBS with respect to channel B.
			No overload condition occurred when updating MBS for channel B MBS for channel B not updated
0	SNUA	0 1	Status not updated channel A. This flag is set by the communication controller when the Message Handler, due to overload condition, was not able to update a message buffer's status MBS with respect to channel A.
			No overload condition occurred when updating MBS for channel A MBS for channel A not updated

**NOTE:** When one of the flags SNUA, SNUB, FNFA, FNFB, TBFA, TBFB, WAHP changes from '0' to '1', interrupt flag MHF in the Error Interrupt register ( EIR ) is set to '1'.

#### 23.19.2.6.5 Transmission Request 1/2/3/4 (TXRQ1/2/3/4)

These four registers reflect the state of the TXR flags of all configured message buffers. The flags are evaluated for transmit buffers only. If the number of configured message buffers is less than 128, the remaining TXR flags have no meaning.

Figure 23-161 through Figure 23-164 and Table 23-145 illustrate these registers.

**Figure 23-161. Transmission Request Register 4 (TXRQ4) [offset\_CC = 32Ch]**

31	TXR[127:112]	16
	R-0	
15	TXR[111:96]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 23-162. Transmission Request Register 3 (TXRQ3) [offset\_CC = 328h]**

31	TXR[95:80]	16
	R-0	
15	TXR[79:64]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 23-163. Transmission Request Register 2 (TXRQ2) [offset\_CC = 324h]**

31	TXR[63:48]	16
	R-0	
15	TXR[47:32]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 23-164. Transmission Request Register 1 (TXRQ1) [offset\_CC = 320h]**

31		16
TXR[31:16]		
	R-0	
TXR[15:0]		
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-145. Transmission Request Register (TXRQ1/2/3/4) Field Description**

Bit	Field	Value	Description
127-0	TXR	0 1	Transmission request. The respective message buffer is not ready for transmission. If the flag is set, the respective message buffer is ready for transmission. Respectively, transmission of this message buffer is in progress. In single-shot mode the flags are reset after transmission has completed.

#### 23.19.2.6.6 New Data 1/2/3/4 (NDAT1/2/3/4)

The four registers reflect the state of the ND flags of all configured message buffers. **ND** flags corresponding to transmit buffers have no meaning. If the number of configured message buffers is less than 128, the remaining ND flags have no meaning. The registers are reset when the communication controller leaves CONFIG state or enters STARTUP state.

Figure 23-165 through Figure 23-168 and Table 23-146 illustrate these registers.

**Figure 23-165. New Data Register 4 (NDAT4) [offset\_CC = 33Ch]**

31		16
ND[127:112]		
	R-0	
ND[111:96]		
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 23-166. New Data Register 3 (NDAT3) [offset\_CC = 338h]**

31		16
ND[95:80]		
	R-0	
ND[79:64]		
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 23-167. New Data Register 2 (NDAT2) [offset\_CC = 334h]**

31		16
ND[63:48]		
	R-0	
ND[47:32]		
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 23-168. New Data Register 1 (NDAT1) [offset\_CC = 330h]**

31	ND[31:16]	16
	R-0	
15	ND[15:0]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-146. New Data Register (NDAT1/2/3/4) Field Descriptions**

Bit	Field	Value	Description
127-0	ND	0	The flags are reset when the header section of the corresponding message buffer is reconfigured or when the data section has been transferred to the output buffer.
		1	The flags are set when a valid received data frame matches the message buffer's filter configuration, independent of the payload length received or the payload length configured for that message buffer. The flags are not set after reception of null frames except for message buffers belonging to the receive FIFO.

#### 23.19.2.6.7 Message Buffer Status Changed 1/2/3/4 (MBSC1/2/3/4)

The four registers reflect the state of the MBC flags of all configured message buffers. If the number of configured message buffers is less than 128, the remaining MBC flags have no meaning.

Figure 23-169 through Figure 23-172 and Table 23-147 illustrate these registers.

**Figure 23-169. Message Buffer Status Changed Register 4 (MBSC4) [offset\_CC = 34Ch]**

31	MBS[127:112]	16
	R-0	
15	MBS[111:96]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 23-170. Message Buffer Status Changed Register 3 (MBSC3) [offset\_CC = 348h]**

31	MBS[95:80]	16
	R-0	
15	MBS[79:64]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 23-171. Message Buffer Status Changed Register 2 (MBSC2) [offset\_CC = 344h]**

31	MBS[63:48]	16
	R-0	
15	MBS[47:32]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 23-172. Message Buffer Status Changed Register 1 (MBSC1) [offset\_CC = 340h]**

31	MBS[31:16]	16
15	MBS[15:0]	0

R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-147. Message Buffer Status Changed Register (MBSC1/2/3/4) Field Descriptions**

Bit	Field	Value	Description
127-0	MBS	0	Message buffer status changed. A flag is reset when the header section of the corresponding message buffer is reconfigured or when it has been transferred to the Output Buffer.
		1	The flag is set whenever the Message Handler changes one of the status flags VFRA, VFRB, SEOA, SEOB, CEOA, CEOB, SVOA, SVOB, TCIA, TCIB, ESA, ESB, MLST, FTA, FTB in the header section (see Message Buffer Status (MBS)Message Buffer Status (MBS)) of the respective message buffer.

### 23.19.2.7 Identification Registers

#### 23.19.2.7.1 Core Release Register (CREL)

Figure 23-173 and Table 23-148 illustrate this register.

**Figure 23-173. Core Release Register (CREL) [offset\_CC = 3F0h]**

31	28	27	20	19	16
REL		STEP		YEAR	
R-release info		R-release info		R-release info	
15		8	7		0
MON			DAY		
R-release info			R-release info		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-148. Core Release Register (CREL) Field Descriptions**

Bit	Field	Value	Description
31-28	REL	0-Fh	Core Release. One digit, BCD-coded.
27-20	STEP	0-FFh	Step of Core Release. Two digits, BCD-coded.
19-16	YEAR	0-Fh	Design Time Stamp, Year. One digit, BCD-coded.
15-8	MON	0-FFh	Design Time Stamp, Month. Two digits, BCD-coded.
7-0	DAY	0-FFh	Design Time Stamp, Day. Two digits, BCD-coded.

Below Table 23-149 shows the release coding in register CREL.

**Table 23-149. Release Coding**

Release	Step	Sub-Step	Core Release Register Contents	Name
1	0	0	1006 0519	Revision 1.0.0
1	0	1	1016 1211	Revision 1.0.1
1	0	2	10271031	Revision 1.0.2
1	0	3	10390206	Revision 1.0.3

#### 23.19.2.7.2 Endian Register (ENDN)

Figure 23-174 and Table 23-150 illustrate this register.

**Figure 23-174. Endian Register (ENDN) [offset\_CC = 3F4h]**

31	16
ETV	
R-8765h	
15	0
ETV	
R-4321h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-150. Endian Register (ENDN) Field Descriptions**

Bit	Field	Value	Description
31-0	ETV	0	Endianness Test Value. The Endianness test value is 87654321h.

### 23.19.2.8 Input Buffer

Double buffer structure consisting of input buffer host and input buffer shadow. While the host can write to input buffer host, the transfer to the message RAM is done from input buffer shadow. The input buffer holds the header and data sections to be transferred to the selected message buffer in the message RAM. It is used to configure the message buffers in the message RAM and to update the data sections of transmit buffers.

When updating the header section of a message buffer in the Message RAM from the Input Buffer, the Message Buffer Status as described in Message Buffer Status (MBS), Message Buffer Status (MBS) is automatically reset to zero.

The header sections of message buffers belonging to the receive FIFO can only be (re)configured when the communication controller is in DEFAULT\_CONFIG or CONFIG state. For those message buffers only the payload length configured and the data pointer need to be configured by bits PLC[6:0] of the Write Header Section 2 (WRHS2) and by bits DP[10:0] of Write Header Section 3 (WRHS3). All information required for acceptance filtering is taken from the FIFO rejection filter and the FIFO rejection filter mask.

#### **23.19.2.8.1 Write Data Section [1...64] (WRDSn)**

Holds the data words to be transferred to the data section of the addressed message buffer. The data words ( $DW_n$ ) are written to the message RAM in transmission order from  $DW_1$ (byte0, byte1) to  $DW_{PL}$ ( $DW_{PL}$ = number of data words as defined by the payload length configured in PLC(6-0) of the Write Header Section 2 (WRHS2).

Figure 23-175 and Table 23-151 illustrate this register.

**Figure 23-175. Write Data Section [1..64] Register (WRDSn) [offset\_CC = 400h-4FCh]**

31			MD		16
			R/W-0		
15			MD		0
			R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-151. Write Data Section Register [1 . . 64] (WRDSn) Field Descriptions**

Bit	Field	Value	Description
31-0	MD	0xFFFF FFFFh	<p>Message data.</p> <p><b>Note:</b> DW127 is located on WRDS64.MD[15:0]. In this case WRDS64.MD[31:16] is unused (no valid data). The input buffer RAMs are initialized to 0 when leaving hardware reset or by the controller host interface command CLEAR_RAMS.</p> <p>MD(31-24) = DW<sub>2n</sub>, byte<sub>4n-1</sub>            MD(23-16) = DW<sub>2n</sub>, byte<sub>4n-2</sub>            MD(15-8) = DW<sub>2n-1</sub>, byte<sub>4n-3</sub>            MD(7-0) = DW<sub>2n-1</sub>, byte<sub>4n-4</sub></p>

### 23.19.2.8.2 Write Header Section 1 (WRHS1)

Figure 23-176 and Table 23-152 illustrate this register.

**Figure 23-176. Write Header Section Register 1 (WRHS1) [offset\_CC = 500h]**

31	30	29	28	27	26	25	24	23	22	16
Reserved	MBI	TXM	PPIT	CFG	CHB	CHA	Rsvd.		CYC	
R-0	R/W-0	R-0	R/W-0							
15		11	10							0
Reserved								FID		
	R-0							R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-152. Write Header Section Register 1 (WRHS1) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29	MBI	0	Message buffer interrupt. This bit enables the receive/transmit interrupt for the corresponding message buffer. After a dedicated receive buffer has been updated by the message handler, flag RXI and/or MBSI in the status interrupt register are set. After successful transmission the TXI flag in the status interrupt register is set.
			The corresponding message buffer interrupt is enabled
			The corresponding message buffer interrupt is disabled
28	TXM	0	Transmission mode. This bit is used to select the transmission mode.
			Continuous mode
			Single-shot mode
27	PPIT	0	Payload preamble indicator transmit. This bit is used to control the state of the Payload Preamble Indicator in transmit frames. If the bit is set in a static message buffer, the respective message buffer holds network management information. If the bit is set in a dynamic message buffer, the first two bytes of the payload segment may be used for message ID filtering by the receiver. Message ID filtering of received FlexRay frames is not supported by the FlexRay module, but can be done by the host CPU.
			Payload Preamble Indicator not set
			Payload Preamble Indicator set
26	CFG	0	Message buffer configuration bit. This bit is used to configure the corresponding buffer as Transmit buffer or as receive buffer. For message buffers belonging to the receive FIFO the bit is not evaluated.
			The corresponding buffer is configured as receive buffer
			The corresponding buffer is configured as Transmit buffer
25-24	CHB, CHA	0-4h	Channel filter control. The 2-bit channel filtering field associated with each buffer serves as a filter for receive buffers and as a control field for transmit buffers. See Table 23-153 for bit descriptions. <b>Note: If a message buffer is configured for the dynamic segment and both bits of the channel filtering field are set to 1, no frames are transmitted resp. received frames are ignored (same function as CHA = CHB = 0)</b>
23	Reserved	0	Read returns 0. Writes have no effect.
22-16	CYC	0-7Fh	Cycle code. The 7-bit cycle code determines the cycle set used for cycle counter filtering.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10-0	FID	0-7FFh	Frame ID. Frame ID of the selected message buffer. The frame ID defines the slot number for transmission / reception of the respective message. <b>Note: Message buffers with frame ID = 0 are considered not valid.</b>

**Table 23-153. Channel Filter Control Bit Descriptions**

CHA	CHB	Transmit Buffer transmit frame on	Receive Buffer store frame received from
1	1	both channels (static segment only)	channel A or B (store first semantically valid frame, static segment only)
1	0	channel A	channel A
0	1	channel B	channel B
0	0	no transmission	ignore frame

**23.19.2.8.3 Write Header Section 2 (WRHS2)**

Figure 23-177 and Table 23-154 illustrate this register.

**Figure 23-177. Write Header Section Register 2 (WRHS2) [offset\_CC = 504h]**

31	23	22	16
Reserved		PLC	
R-0		R/W-0	
15	11	10	0
Reserved		CRC	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-154. Write Header Section Register 2 (WRHS2) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Read returns 0. Writes have no effect.
22-16	PLC	0-7Fh	Payload length configured. Length of data section (number of 2-byte words) as configured by the host. During static segment the static frame data length as configured by SFDL(6:0) in the MHD configuration register defines the payload length for all static frames. If the payload length configured by PLC(6:0) is shorter than this value padding bytes are inserted to ensure that frames have proper physical length. The padding pattern is logical zero.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10-0	CRC	0-7FFh	Header CRC. Receive Buffer: configuration not required. Transmit buffer: Header CRC calculated and configured by the host. For calculation of the header CRC the payload length of the frame send on the bus has to be considered. In static segment the payload length of all frames is configured by MHDC.SFDL[6:0].

#### **23.19.2.8.4 Write Header Section 3 (WRHS3)**

Figure 23-178 and Table 23-155 illustrate this register.

**Figure 23-178. Write Header Section Register 3 (WRHS3) [offset\_CC = 508h]**

31			16
Reserved			R-0
15	11	10	0
Reserved		DP	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-155. Write Header Section Register 3 (WRHS3) Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	Read returns 0. Writes have no effect.
10-0	DP	1-7FFh	Data pointer. Pointer to the first 32-bit word of the data section of the addressed message buffer in the message RAM.

### 23.19.2.8.5 Input Buffer Command Mask (IBCM)

Configures how the message buffer in the message RAM selected by the input buffer command request register is updated. When IBF host and IBF shadow are swapped, also mask bits LSHS, LDSH, and STXRH are swapped with bits LHSS, LDSS, and STXRS to keep them attached to the respective input buffer transfer.

Figure 23-179 and Table 23-156 illustrate this register.

**Figure 23-179. Input Buffer Command Mask Register (IBCM) [offset\_CC = 510h]**

31	Reserved	19	18	17	16
		STXRS	LDSS	LHSS	
	R-0	R-0	R-0	R-0	
15	Reserved	3	2	1	0
		STXRH	LDSH	LHSH	
	R-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-156. Input Buffer Command Mask Register (IBCM) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18	STXRS	0	Set transmission request shadow.
		1	Reset TXR flag
		1	Set TXR flag, transmit buffer released for transmission (operation ongoing or finished)
17	LDSS	0	Load data section shadow.
		0	Data section is not updated
		1	Data section selected for transfer from input buffer to the message RAM (transfer ongoing or finished)
16	LHSS	0	Load header section shadow.
		0	Header section is not updated
		1	Header section selected for transfer from input buffer to the message RAM (transfer ongoing or finished)
15-3	Reserved	0	Read returns 0. Writes have no effect.
2	STXRH	0	Set transmission request host. If this bit is set to 1, the transmission request flag TXR for the selected message buffer is set in the transmission request registers to release the message buffer for transmission. In single-shot mode the flag is cleared by the communication controller after transmission has completed. The flags is evaluated for transmit buffers only.
		1	Reset transmission request flag
		1	Set transmission request flag; transmit buffer released for transmission
1	LDSH	0	Load data section host
		0	Data section is not updated
		1	Data section selected for transfer from input buffer to the message RAM
0	LHSH	0	Load header section host
		0	Header section is not updated
		1	Header section selected for transfer from input buffer to the message RAM

### 23.19.2.8.6 Input Buffer Command Request (IBCR)

When the host writes the number of a target message buffer in the message RAM to IBRH(6-0) in the input buffer command request register, IBF host and IBF shadow are swapped. In addition the message buffer numbers stored under IBRH(6-0) and IBRS(6-0) are also swapped.

With this write operation the IBSYS bit in the input buffer command request register is set to 1. The message handler then starts to transfer the contents of IBF shadow to the message buffer in the message RAM selected by IBRS(6-0).

While the message handler transfers the data from IBF shadow to the target message buffer in the message RAM, the host may configure the next message in the IBF host. After the transfer between IBF shadow and the message RAM has completed, the IBSYS bit is set back to 0 and the next transfer to the message RAM may be started by the host by writing the respective target message buffer number to IBRH(6-0).

If a write access to IBRH(6-0) occurs while IBSYS is 1, IBSYH is set to 1. After completion of the ongoing data transfer from IBF shadow to the message RAM, IBF host and IBF shadow are swapped, IBSYH is reset to 0. IBSYS remains set to 1, and the next transfer to the message RAM is started. In addition the message buffer numbers stored under IBRH(6-0) and IBRS(6-0) are also swapped.

Any write access to an Input Buffer Register while both IBSYS and IBSYH are set will cause the error flag IIBA in the Error Interrupt Register (EIR) to be set. In this case the Input Buffer will not be changed.

[Figure 23-180](#) and [Table 23-157](#) illustrate this register.

**Figure 23-180. Input Buffer Command Request Register (IBCR) [offset\_CC = 514h]**

31	30		23	22		16
IBSYS		Reserved			IBRS	
R-0		R-0			R-0	
15	14		7	6		0
IBSYH		Reserved			IBRH	
R-0		R-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-157. Input Buffer Command Request Register (IBCR) Field Descriptions**

Bit	Field	Value	Description
31	IBSYS	0	Input buffer busy shadow. Set to 1 after writing IBRH(6-0). When the transfer between IBF shadow and the message RAM has completed, IBSYS is set back to 0.
		1	Transfer between IBF shadow and message RAM completed
		1	Transfer between IBF shadow and message RAM in progress
30-23	Reserved	0	Read returns 0. Writes have no effect.
22-16	IBRS	0-7Fh	Input buffer request shadow. Number of the target message buffer actually updated / lately updated.
15	IBSYH	0	Input buffer busy host. Set to 1 by writing IBRH(6-0) while IBSYS is still 1. After the ongoing transfer between IBF shadow and the message RAM has completed, the IBSYH is set back to 0.
		1	No request pending
		1	Request while transfer between IBF shadow and message RAM in progress
14-7	Reserved	0	Read returns 0. Writes have no effect.
6-0	IBRH	0-7Fh	Input buffer request host. Selects the target message buffer in the Message RAM for data transfer from Input Buffer.

### 23.19.2.9 Output Buffer

Double buffer structure consisting of output buffer host and output buffer shadow. While the host can read from output buffer host, the transfer from the message RAM is done to output buffer shadow. The output buffer holds the header and data sections of requested message buffers transferred from the message RAM. Used to read out message buffers from the message RAM.

#### 23.19.2.9.1 Read Data Section [1 . . . 64] (RDDSn)

Holds the data words read from the data section of the addressed message buffer. The data words ( $DW_n$ ) are read from the message RAM in reception order from  $DW_1$  (byte0, byte1) to  $DW_{PL}$  ( $DW_{PL}$  = number of data words as defined by the payload length configured in bits PLC(6-0) of the Read Header Section 2 (RDHS2)).

Figure 23-181 and Table 23-158 illustrate this register.

**Figure 23-181. Read Data Section Register (RDDSn) [offset\_CC = 600h-6FCh]**

31		16
	MD	
	R/W-0	
15	MD	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-158. Read Data Section Register (RDDSn) Field Descriptions**

Bit	Field	Value	Description
31-0	MD	0xFFFF FFFFh	<p>Message data.</p> <p><b>Note:</b> DW127 is located on RDDS64.MD[15:0]. In this case RDDS64.MD[31:16] is unused (no valid data). The input buffer RAMs are initialized to 0 when leaving hardware reset or by the controller host interface command CLEAR_RAMS.</p> <p>MD(31-24) = <math>DW_{2n}</math>, byte <math>_{4n-1}</math>            MD(23-16) = <math>DW_{2n}</math>, byte <math>_{4n-2}</math>            MD(15-8) = <math>DW_{2n-1}</math>, byte <math>_{4n-3}</math>            MD(7-0) = <math>DW_{2n-1}</math>, byte <math>_{4n-4}</math></p>

### 23.19.2.9.2 Read Header Section 1 (RDHS1)

Figure 23-182 and Table 23-159 illustrate this register.

**Figure 23-182. Read Header Section Register 1 (RDHS1) [offset\_CC = 700h]**

31	30	29	28	27	26	25	24	23	22	16
Reserved	MBI	TXM	PPIT	CFG	CHB	CHA	Rsvd.		CYC	
R-0	R/W-0	R-0	R/W-0							
15		11	10							0
Reserved								FID		
	R-0								R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-159. Read Header Section Register 1 (RDHS1) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29	MBI	0 1	Message buffer interrupt. The corresponding message buffer interrupt is enabled The corresponding message buffer interrupt is disabled
28	TXM	0 1	Transmission mode. This bit is used to select the transmission mode. Continuous mode Single-shot mode
27	PPIT	0 1	Payload preamble indicator transmit. Payload Preamble Indicator not set Payload Preamble Indicator set
26	CFG	0 1	Message buffer configuration bit. The corresponding buffer is configured as receive buffer The corresponding buffer is configured as Transmit buffer
25-24	CHB, CHA		Channel filter control. See Table 23-153 for bit descriptions.
23	Reserved	0	Read returns 0. Writes have no effect.
22-16	CYC	0-7Fh	Cycle code. The 7-bit cycle code determines the cycle set used for cycle counter filtering.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10-0	FID	0-7FFh	Frame ID. Frame ID of the selected message buffer. <b>Note: Message buffers with frame ID = 0 are considered not valid.</b>

---

**NOTE:** In case the message buffer read from the message RAM belongs to the receive FIFO, FID(10-0) and CHA, CHB were updated from the received frame while CYC(6-0), CFG, PPIT, TXM, and MBI are reset to zero.

---



---

**NOTE:** For bit description see also [Section 23.19.2.8.2](#).

---

### 23.19.2.9.3 Read Header Section 2 (RDHS2)

Figure 23-183 and Table 23-160 illustrate this register.

**Figure 23-183. Read Header Section Register 2 (RDHS2) [offset\_CC = 704h]**

31	30	24	23	22	16
Rsvd.	PLR	Rsvd.		PLC	
R-0	R-0		R-0	R-0	
15	11	10			0
Reserved		CRC			
	R-0		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-160. Read Header Section Register 2 (RDHS2) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read returns 0. Writes have no effect.
30-24	PLR	0-7Fh	Payload length received. Payload length value updated from received frame (exception: if message buffer belongs to the receive FIFO PLR[6:0] is also updated from received null frames). When a message is stored into a message buffer the following behavior with respect to payload length received and payload length configured is implemented: <b>PLR[6:0] &gt; PLC[6:0]:</b> The payload data stored in the message buffer is truncated to the payload length configured if PLC[6:0] even or else truncated to PLC[6:0] + 1 <b>PLR[6:0] &lt;= PLC[6:0]:</b> The received payload data is stored into the message buffers data section. The remaining data bytes of the data section as configured by PLC[6:0] are filled with undefined data <b>PLR[6:0] = zero:</b> The message buffers data section is filled with undefined data <b>PLC[6:0] = zero:</b> Message buffer has no data section configured. No data is stored into the message buffers data section.
23	Reserved	0	Read returns 0. Writes have no effect.
22-16	PLC	0-7Fh	Payload length configured. Length of data section (number of 2-byte words) as configured by the host.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10-0	CRC	0-7FFh	Header CRC. Receive buffer: Header CRC updated from receive frame. Transmit buffer: Header CRC calculated and configured by the host

**NOTE:** The Message RAM is organized in 4-byte words. When received data is stored into a message buffer's data section, the number of 2-byte data words written into the message buffer is PLC[6:0] rounded to the next even value. PLC[6:0] should be configured identical for all message buffers belonging to the receive FIFO. Header 2 is updated from data frames only.

### 23.19.2.9.4 Read Header Section 3 (RDHS3)

Figure 23-184 and Table 23-161 illustrate this register.

**Figure 23-184. Read Header Section Register 3 (RDHS3) [offset\_CC = 708h]**

31	30	29	28	27	26	25	24	23	22	21	16
Reserved	RES	PPI	NFI	SYN	SFI	RCI	Reserved		RCC		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15		11	10								0
Reserved							DP				
		R-0						R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-161. Read Header Section Register 3 (RDHS3) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29	RES	0-1	Reserved bit. Reflects the state of the received reserved bit. The reserved bit is transmitted as 0.
28	PPI	0	Payload preamble indicator. The payload preamble indicator defines whether a network management vector or message ID is contained within the payload segment of the received frame.
			The payload segment of the received frame does not contain a network management vector or a message ID.
		1	<i>Static segment</i> : Network management vector at the beginning of the payload. <i>Dynamic segment</i> : Message ID at the beginning of the payload.
27	NFI	0	Null frame indicator. Is set to '1' after storage of the first received data frame.
		1	Up to now no data frame has been stored into the respective message buffer At least one data frame has been stored into the respective message buffer
26	SYN	0	Sync frame indicator. A sync frame is marked by the sync frame indicator.
			The received frame is not a sync frame
		1	The received frame is a sync frame
25	SFI	0	Startup frame indicator. A startup frame is marked by the startup frame indicator.
			The received frame is not a startup frame
		1	The received frame is a startup frame
24	RCI	0	Received on channel indicator. Indicates the channel from which the received data frame was taken to update the respective receive buffer.
			Frame received on channel B
			Frame received on channel A
23-22	Reserved	0	Read returns 0. Writes have no effect.
21-16	RCC		Receive cycle count. Cycle counter value updated from received frame.
15-11	Reserved	0	Read returns 0. Writes have no effect.
10-0	DP		Data pointer. Pointer to the first 32-bit word of the data section of the addressed message buffer in the message RAM.

---

**NOTE:** Header 3 is updated from data frames only.

---

### 23.19.2.9.5 Message Buffer Status (MBS)

The message buffer status is updated by the communication controller with respect to the assigned channel(s) latest at the end of the slot following the slot assigned to the message buffer. The flags are updated only when the communication controller is in NORMAL\_ACTIVE or NORMAL\_PASSIVE state. If only one channel (A or B) is assigned to a message buffer, the channel-specific status flags of the other channel are written to zero. If both channels are assigned to a message buffer, the channel-specific status flags of both channels are updated. The message buffer status is updated only when the slot counter reached the configured frame ID and when the cycle counter filter matched. When the Host updates a message buffer via Input Buffer, all MBS flags are reset to zero independent of which IBCM bits are set or not.

Whenever the Message Handler changes one of the flags VFRA, VFRB, SEOA, SEOB, CEOA, CEOB, SVOA, SVOB, TCIA, TCIB, ESA, ESB, MLST, FTA, FTB the respective message buffer's MBC flag in registers MBSC1/2/3/4 is set.

Figure 23-185 and Table 23-162 illustrate this register.

**Figure 23-185. Message Buffer Status Register (MBS) [offset\_CC = 70Ch]**

31	30	29	28	27	26	25	24	23	22	21	16							
Reserved	RESS	PPIS	NFIS	SYNS	SFIS	RCIS	Reserved	CCS										
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
FTB	FTA	Rsvd.	MLST	ESB	ESA	TCIB	TCIA	SVOB	SVOA	CEOB	CEOA	SEOB	SEOA	VFRB	VFRA			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-162. Message Buffer Status Register (MBS) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29	RESS		Reserved bit status. Reflects the state of the received reserved bit. The reserved bit is transmitted as '0'.
28	PPIS	0	Payload preamble indicator status. The payload preamble indicator defines whether a network management vector or message ID is contained within the payload segment of the received frame. The payload segment of the received frame does not contain a network management vector or a message ID
		1	Static segment: Network management vector at the beginning of the payload Dynamic segment: Message ID at the beginning of the payload
27	NFIS	0	Null frame indicator status. If set to '0' the payload segment of the received frame contains no usable data. Received frame is a null frame
		1	Received frame is not a null frame
26	SYNS	0	Sync frame indicator status. A sync frame is marked by the sync frame indicator. No sync frame received
		1	The received frame is a sync frame
25	SFIS	0	Startup frame indicator status. A startup frame is marked by the startup frame indicator. No startup frame received
		1	The received frame is a startup frame
24	RCIS	0	Received on channel indicator status. Indicates the channel on which the frame was received. Frame received on channel B
		1	Frame received on channel A
23-22	Reserved	0	Read returns 0. Writes have no effect.
21-16	CCS	0-3Fh	Cycle count status. Actual cycle count when status was updated.

**Table 23-162. Message Buffer Status Register (MBS) Field Descriptions (continued)**

Bit	Field	Value	Description
15	MTB	0	Frame transmitted on channel B. Indicates that this node has transmitted a data frame in the configured slot on channel B.
			No data frame transmitted on channel B
		1	Data frame transmitted on channel B
14	MTA	0	Frame transmitted on channel A. Indicates that this node has transmitted a data frame in the configured slot on channel A.
			No data frame transmitted on channel A
		1	Data frame transmitted on channel A
13	Reserved	0	Read returns 0. Writes have no effect.
12	MLST	0	Message lost. The flag is set in case the Host did not read the message before the message buffer was updated from a received data frame. Not affected by reception of null frames except for message buffers belonging to the receive FIFO. The flag is reset by a host write to the message buffer via IBF or when a new message is stored into the message buffer after the message buffers ND flag was reset by reading out the message buffer via OBF.
			No message lost
		1	Unprocessed message was overwritten
11	ESB	0	Empty slot channel B. In an empty slot there is no activity on the bus. The condition is checked in static and dynamic slots.
			Bus activity detected in the configured slot on channel B
		1	No bus activity detected in the configured slot on channel B
10	ESA	0	Empty slot channel A. In an empty slot there is no activity on the bus. The condition is checked in static and dynamic slots.
			Bus activity detected in the configured slot on channel A
		1	No bus activity detected in the configured slot on channel A
9	TCIB	0	Transmission conflict indication channel B. A transmission conflict indication is set if a transmission conflict has occurred on channel B.
			No transmission conflict occurred on channel B
		1	Transmission conflict occurred on channel B
8	TCIA	0	Transmission conflict indication channel A. A transmission conflict indication is set if a transmission conflict has occurred on channel A.
			No transmission conflict occurred on channel A
		1	Transmission conflict occurred on channel A
7	SVOB	0	Slot boundary violation observed on channel B. A slot boundary violation (channel active at the start or at the end of the assigned slot) was observed on channel B.
			No slot boundary violation observed on channel B
		1	Slot boundary violation observed on channel B
6	SVOA	0	Slot boundary violation observed on channel A. A slot boundary violation (channel active at the start or at the end of the assigned slot) was observed on channel A.
			No slot boundary violation observed on channel A
		1	Slot boundary violation observed on channel A
5	CEOB	0	Content error observed on channel B. A content error was observed in the configured slot on channel B.
			No content error observed on channel B
		1	Content error observed on channel B
4	CEOA	0	Content error observed on channel A. A content error was observed in the configured slot on channel A.
			No content error observed on channel A
		1	Content error observed on channel A
3	SEOB	0	Syntax error observed on channel B. A syntax error was observed in the assigned slot on channel B.
			No syntax error observed on channel B
		1	Syntax error observed on channel B

**Table 23-162. Message Buffer Status Register (MBS) Field Descriptions (continued)**

Bit	Field	Value	Description
2	SEOA	0	Syntax error observed on channel A. A syntax error was observed in the assigned slot on channel A.
			No syntax error observed on channel A
			Syntax error observed on channel A
1	VFRB	0	Valid frame received on channel B. A valid frame indication is set if a valid frame was received on channel B.
			No valid frame received on channel B
			Valid frame received on channel B
0	VFRA	0	Valid frame received on channel A. A valid frame indication is set if a valid frame was received on channel A.
			No valid frame received on channel A
			Valid frame received on channel A

---

**NOTE:** The status bits RESS, PPPIS, NFIS, FYNS, SFIS and RCIS are updated from both valid data and null frames. If no valid frame was received, the previous value is maintained.

---



---

**NOTE:** The FlexRay protocol specification requires that FTA, and FTB can only be reset by the CPU. Therefore the Cycle Count Status CCS[5:0] for these bits is only valid for the cycle where the bits are set to '1'.

---

### 23.19.2.9.6 Output Buffer Command Mask (OBCM)

Configures how the Output Buffer is updated from the message buffer in the Message RAM selected by bits OBRS(6-0) of the output buffer command request register. Mask bits RDSS and RHSS are copied to the register internal storage when a Message RAM transfer is requested by OBCR.REQ. When OBF host and OBF shadow are swapped, also mask bits RDSH and RHSH are swapped with bits RDSS and RHSS to keep them attached to the respective output buffer transfer.

Figure 23-186 and Table 23-163 illustrate this register.

**Figure 23-186. Output Buffer Command Mask Register (OBCM) [offset\_CC = 700h]**

31		18    17    16
	Reserved	RDSH    RHSH
	R-0	R-0    R-0
15		2    1    0
	Reserved	RDSS    RHSS
	R-0	R/W-0    R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-163. Output Buffer Command Mask Register (MBS) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Read returns 0. Writes have no effect.
17	RDSH	0	Read data section host. Data section is not read
		1	Data section selected for transfer from message RAM to output buffer
16	RHSH	0	Read header section host. Header section is not read
		1	Header section selected for transfer from message RAM to output buffer
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	RDSS	0	Read Data Section shadow. Data section is not read
		1	Data section selected for transfer from message RAM to output buffer
0	RHSS	0	Read header section shadow Header section is not read
		1	Header section selected for transfer from message RAM to output buffer

---

**NOTE:** After the transfer of the header section from the message RAM to OBF shadow has completed, the message buffer status Changed flag MBS of the selected message buffer in the message buffer Changed 1,2,3,4 registers is cleared. After the transfer of the data section from the message RAM to OBF shadow has completed, the New Data flag ND of the selected message buffer in the New Data 1,2,3,4 registers is cleared.

---

### 23.19.2.9.7 Output Buffer Command Request (OBCR)

After setting bit REQ to 1 while OBSYS is 0, OBSYS is automatically set to 1, OBR(6-0) is copied to the register internal storage, mask bits OBCM.RDSS and OBCM.RHSS are copied to register OBCM internal storage, and the transfer of the message buffer selected by OBR(6-0) from the Message RAM to OBF Shadow is started. When the transfer between the Message RAM and OBF shadow has completed, this is signaled by setting OBSYS back to 0.

By setting bit VIEW to 1 while OBSYS is 0, OBF Host and OBF shadow are swapped. Additionally mask bits OBCM.RDSH and OBCM.RHSH are swapped with the register OBCM internal storage to keep them attached to the respective output buffer transfer. OBRH(6-0) signals the number of the message buffer currently accessible by the Host.

If bits REQ and VIEW are set to 1 with the same write access while OBSYS is 0, OBSYS is automatically set to 1 and OBF shadow and OBF host are swapped. Additionally mask bits OBCM.RDSH and OBCM.RHSH are swapped with the registers internal storage to keep them attached to the respective output buffer transfer. Afterwards OBR(6-0) is copied to the register

internal storage, and the transfer of the selected message buffer from the Message RAM to OBF shadow is started. While the transfer is ongoing the Host can read the message buffer transferred by the previous transfer from OBF host. When the current transfer between Message RAM and OBF shadow has completed, this is signaled by setting OBSYS back to 0.

Any write access to OBCR(15-8) while OBSYS is set will cause the error flag IOBA in the Error Interrupt Register to be set.

In this case the output buffer will not be changed.

[Figure 23-187](#) and [Table 23-164](#) illustrate this register.

**Figure 23-187. Output Buffer Command Mask Register (OBCR) [offset\_CC = 714h]**

31	23	22	16
Reserved		OBRH	
R-0		R/W-0	
15      14	10      9      8      7      6		0
OBSYS	Reserved	REQ    VIEW    Rsvd.	OBR(6-0)
R-0	R-0	R/W-0    R/W-0    R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; \*These bits can be updated in DEFAULT\_CONFIG or CONFIG state only

**Table 23-164. Output Buffer Command Mask Register (OBCR) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Read returns 0. Writes have no effect.
22-16	OBRH	0-7Fh	Output buffer request host. Number of message buffer currently accessible by the Host via RDHS[1..3], MBS, and RDDS[1..64]. By writing VIEW to 1 OBF Shadow and OBF host are swapped and the transferred message buffer is accessible by the host.
15	OBSYS	0 1	Output buffer shadow busy. Set to 1 after setting bit REQ. When the transfer between the message RAM and OBF shadow has completed, OBSYS is set back to 0. No transfer in progress. Transfer between message RAM and OBF shadow in progress
14-10	Reserved	0	Read returns 0. Writes have no effect.
9	REQ	0 1	Request message RAM Transfer. Requests transfer of message buffer addressed by OBR(6-0) from message RAM to OBF shadow. Only writable while OBSYS = 0. No request Transfer to OBF shadow requested
8	VIEW	0 1	View shadow buffer. Toggles between OBF shadow and OBF host. Only writable while OBSYS = 0. No action Swap OBF shadow and OBF

**Table 23-164. Output Buffer Command Mask Register (OBCR) Field Descriptions (continued)**

Bit	Field	Value	Description
7	Reserved	0	Read returns 0. Writes have no effect.
6-0	OBRS	0-7Fh	Output buffer request shadow. Number of source message buffer to be transferred from the message RAM to OBF shadow. If the number of the first message buffer of the receive FIFO is written to this register, the message handler transfers the message buffer addressed by the GET Index register (GIDX) to OBF shadow.

## 23.20 Minimum Peripheral Clock Frequency

In order to calculate the minimum peripheral clock frequency (VBUSclk) the worst case scenario has to be considered. The worst case scenario depends on the following parameters:

- maximum payload length
- minimum minislot length
- number of configured message buffers (excluding FIFO)
- used channels (single/dual channel)

Worst case scenario:

- reception of a message with a maximum payload length in slot n (n is 7,15,23,31,39,...)
- slot n+1 to n+7 are empty dynamic slots (minislot) and configured as receive buffer
- the find-sequence (usually started in slot 8,16,24,32,40,...) has to scan the maximum number of configured buffers
- the number of concurrent tasks has its maximum value of 3

The find-sequence is executed each 8 slots (slot 8,16,24,32,40,...). It has to be finished until the next find-sequence is requested.

The duration of a Transient Buffer RAM (TBF) transfer to the Message Buffer RAM (MBF) varies from 4 (header section only) to 68 (header + maximum data section) time steps plus a setup time of 6 time steps.

$$\text{VBUScycles}_{t_{2m}} = (\text{number of concurrent tasks}) \times (6 + (\text{number of 4-byte words}))$$

A Slot Status (SS) transfer to the Message Buffer RAM (MBF) has a length of 1 time step plus a setup time of 4 time steps.

$$\text{VBUSclk}_{ss2m} = (\text{number of concurrent tasks}) \times 5$$

The find sequence has a maximum length of 128 (maximum number of buffers) time steps plus a setup time of 2 time steps.

$$\text{VBUSclk}_{find} = (\text{number of concurrent tasks}) \times (2 + (\text{number of configured buffers}))$$

A minislot has a length of 2 to 63 macroticks (MTicks). The minimum nominal macrotick period (MTcycle) is 1μs. A sequence of 8 minislots has a length of

$$t_{8\text{minislots}} = 8 \times \text{MTicks} \times \text{MTcycle}$$

The worst case VCLK cycle period can be calculated as follows:

$$t_{8\text{minislots}} \geq \frac{\text{VBUScycles}_{t_{2m}} + (7 \times \text{VBUScycles}_{ss2m}) + \text{VBUScycles}_{find}}{\text{VBUSclk}} \quad (32)$$

$$\frac{1}{\text{VBUSclk}} \leq \frac{t_{8\text{minislots}}}{\text{VBUScycle}_{t_{2m}} + (7 \times \text{VBUScycle}_{ss2m}) + \text{VBUScycle}_{find}} [\mu\text{s}] \quad (33)$$

$$\text{minimum } t_{8\text{minislots}} = 8 * 2 * 1 \mu\text{s} = 16 \mu\text{s}$$

$$\text{maximum VBUScycle}_{t_{2m}} = 3 * (6 + 68) = 222$$

$$\text{maximum VBUScycle}_{ss2m} = 3 * 5 = 15$$

$$\text{maximum VBUScycle}_{find} = 3 * (2 + 128) = 390$$

$$\frac{1}{\text{VBUSclk}} \leq \frac{16\mu\text{s}}{222 + 7 \times 15 + 390} = 22.32\text{ns} \quad (34)$$

The minimum peripheral clock frequency for this worst case scenario is 44,8125 MHz.

## 23.21 Assignment of FlexRay Configuration Parameters

The following table shows the assignment of the FlexRay parameters as defined in the FlexRay Protocol Specification and the corresponding bit fields of the FlexRay module.

**Table 23-165. Assignment of FlexRay Configuration Parameters**

Parameter	Bit(field)
pKeySlotUsedForStartup	SUCC1.TXST
pKeySlotUsedForSync	SUCC1.TXSY
gColdStartAttempts	SUCC1.CSA(4-0)
pAllowPassiveToActive	SUCC1.PTA(4-0)
pWakeupChannel	SUCC1.WUCS
pSingleSlotEnabled	SUCC1.TSM
pAllowHaltDueToClock	SUCC1.HCSE
pChannels	SUCC1.CCHASUCC1.CCHB
pdlListenTimeOut	SUCC2.LT(20-0)
gListenNoise	SUCC2.LTN(3-0)
gMaxWithoutClockCorrectionPassive	SUCC3.WCP(3-0)
gMaxWithoutClockCorrectionFatal	SUCC3.WCF(3-0)
gNetworkManagementVectorLength	NEMC.NML(3-0)
gdTSSTransmitter	PRTC1.TSST(3-0)
gdCASRxLowMax	PRTC1.CASM(6-0)
gdSampleClockPeriod	PRTC1.BRP(1-0)
pSamplesPerMicrotick	PRTC1.BRP(1-0)
gdWakeupSymbolRxWindow	PRTC1.RXW(8-0)
pWakeupPattern	PRTC1.RWP(5-0)
gdWakeupSymbolRxIdle	PRTC2.RXI(5-0)
gdWakeupSymbolRxLow	PRTC2.RXL(5-0)
gdWakeupSymbolTxIdle	PRTC2.TXI(7-0)
gdWakeupSymbolTxLow	PRTC2.TXL(5-0)
gPayloadLengthStatic	MHDC.SFDL(6-0)
pLatestTx	MHDC.SLT(12-0)
pMicroPerCycle	GTUC1.UT(19-0)
gMacroPerCycle	GTUC2.MPC(13-0)
gSyncNodeMax	GTUC2.SNM(3-0)
pMicroInitialOffset[A]	GTUC3.UIOA(7-0)
pMicroInitialOffset[B]	GTUC3.UIOB(7-0)
pMacroInitialOffset[A]	GTUC3.MIOA(6-0)
pMacroInitialOffset[B]	GTUC3.MIOB(6-0)
gdNIT	GTUC4.NIT(13-0)
gOffsetCorrectionStart	GTUC4.OCS(13-0)
pDelayCompensation[A]	GTUC5.DCA(7-0)
pDelayCompensation[B]	GTUC5.DCB(7-0)
pClusterDriftDamping	GTUC5.CDD(4-0)
pDecodingCorrection	GTUC5.DEC(7-0)
pdAcceptedStartupRange	GTUC6.ASR(10-0)
pdlMaxDrift	GTUC6.MOD(10-0)
gdStaticSlot	GTUC7.SSL(9-0)
gNumberOfStaticSlots	GTUC7.NSS(9-0)
gdMinislot	GTUC8.MSL(5-0)

**Table 23-165. Assignment of FlexRay Configuration Parameters (continued)**

Parameter	Bit(field)
gNumberOfMinislots	GTUC8.NMS(12-0)
gdActionPointOffset	GTUC9.APO(5-0)
gdMinislotActionPointOffset	GTUC9.MAPO(4-0)
gdDynamicSlotIdlePhase	GTUC9.DSI(1-0)
pOffsetCorrectionOut	GTUC10.MOC(13-0)
pRateCorrectionOut	GTUC10.MRC(10-0)
pExternOffsetCorrection	GTUC11.EOC(2-0)
pExternRateCorrection	GTUC11.ERC(2-0)

## 23.22 Emulation/Debug Support

For any debug transactions on the bus interface (VBUSP or OCP), the responses are normal except for the following:

1. Reads will not clear "read-clear" type of bits during the same.
2. User mode writes are allowed to "privilege mode write only" bits as well.

## Controller Area Network (DCAN) Module

This chapter describes the controller area network (DCAN) module.

---

**NOTE:** This chapter describes a superset implementation of the DCAN module. Consult your device-specific datasheet to identify the applicability of the DMA-related features, the number of instantiations of the DCAN IP, and the number of mailboxes supported on your specific device being used.

---

Topic	Page
24.1 Overview .....	1164
24.2 CAN Blocks .....	1165
24.3 CAN Bit Timing .....	1167
24.4 CAN Module Configuration .....	1171
24.5 Message RAM .....	1174
24.6 Message Interface Register Sets .....	1178
24.7 Message Object Configurations .....	1181
24.8 Message Handling .....	1183
24.9 CAN Message Transfer .....	1188
24.10 Interrupt Functionality .....	1189
24.11 Global Power Down Mode .....	1191
24.12 Local Power Down Mode .....	1192
24.13 GIO support .....	1192
24.14 Test Modes .....	1194
24.15 Parity Check Mechanism .....	1198
24.16 Debug/Suspend Mode .....	1199
24.17 DCAN Control Registers .....	1199

## 24.1 Overview

The Controller Area Network is a high-integrity, serial, multi-master communication protocol for distributed real-time applications. This CAN module is implemented according to ISO 11898-1 and is suitable for industrial, automotive and general embedded communications.

### 24.1.1 Features

The DCAN module provides the following features:

#### Protocol

- Supports CAN protocol version 2.0 part A, B

#### Speed

- Bit rates up to 1 MBit/s

#### MailBox

- Configurable Message objects
- Individual identifier masks for each message object
- Programmable FIFO mode for message objects

#### High Speed MailBox Access

- DMA access to Message RAM.

#### Power

- Global power down and wakeup support
- Local power down and wakeup support

#### Debug

- Suspend mode for debug support
- Programmable loop-back modes for self-test operation
- Direct access to Message RAM in test mode
- Supports Two interrupt lines - Level 0 and Level 1

#### Others

- Automatic Message RAM initialization
- Automatic bus on after Bus-Off state by a programmable 32-bit timer
- CAN Rx / Tx pins configurable as general purpose IO pins
- Software module reset
- Message RAM parity check mechanism
- Dual clock source to reduce jitter

### 24.1.2 Functional Description

The CAN protocol is an ISO standard (ISO 11898) for serial data communication. This protocol uses Non-Return To Zero (NRZ) with bit-stuffing. And the communication is carried over a two-wire balanced signaling scheme.

The DCAN data communication happens through the CAN\_TX and CAN\_RX pins. An additional transceiver hardware is required for the connection to the physical layer (CAN bus) CAN\_High and CAN\_Low.

The DCAN register set can be accessed directly by the CPU. These registers are used to control and configure the CAN module and the Message RAM.

Individual CAN message objects should be configured for communication over a CAN network. The message objects and identifier masks are stored in the Message RAM.

The CAN module internally handles functions such acceptance filtering, transfer of messages from and to the Message RAM, handling of transmission requests as well as the generation of interrupts or DMA requests.

## 24.2 CAN Blocks

The DCAN Module, shown in [Figure 24-1](#), comprises of the following basic blocks.

### 24.2.1 CAN Core

The CAN Core consists of the CAN Protocol Controller and the Rx/Tx Shift Register. It handles all ISO 11898-1 protocol functions.


### 24.2.2 Message RAM

The DCAN Message RAM enables storage of CAN messages.

### 24.2.3 Message Handler

The Message Handler is a state machine which controls the data transfer between the single ported Message RAM and the CAN Core's Rx/Tx Shift Register. It also handles acceptance filtering and the interrupt/DMA request generation as programmed in the control registers.

**Figure 24-1. Block Diagram**



#### 24.2.4 Message RAM Interface

The Interface Register sets control the CPU read and write accesses to the Message RAM.

There are three interface registers IF1,IF2 and IF3.

IF1 and IF2 Interface Registers sets for read and write access.

IF3 Interface Register set for read access only.

The Interface Registers have the same word-length as the Message RAM.

Additional information can be found in [Section 24.6](#).

#### 24.2.5 Register and Message Object Access

During normal operation, data consistency of the message objects is guaranteed by indirectly accessing the message objects through the interface registers IF1 and IF2.

In order to be able to perform tests on the message object memory, a dedicated test mode has been implemented, which allows direct access by either the CPU or DMA. During normal operation direct access has to be avoided.

#### 24.2.6 Dual Clock Source

Two clock domains are provided to the DCAN module:

1. VCLK - The peripheral synchronous clock domain as the general module clock source.
2. VCLKA - The peripheral asynchronous clock source domain provided to the CAN core as clock source (CAN\_CLK) for generating the CAN Bit Timing.

If a frequency modulated clock output from FMPPLL is used as the VCLK source, then VCLKA should be derived from an unmodulated clock source (for example, OSCIN source).

The clock source for VCLKA is selected by the Peripheral Asynchronous Clock Source Register in the system module.

Both clock domains can be derived from the same clock source (so that VCLK = VCLKA). However, if frequency modulation in the FMPPLL is enabled (spread spectrum clock), then due to the high precision clocking requirements of the CAN Core, the FMPPLL clock source should not be used for VCLKA. Alternatively, a separate clock without any modulation (for example, derived directly from the OSCIN clock) should be used for VCLKA.

Please refer to the system module reference guide and the device datasheet for more information how to configure the relevant clock source registers in the system module.

Between the two clock domains, a synchronization mechanism is implemented in the DCAN module in order to ensure correct data transfer.

**NOTE:** If the dual clock functionality is used, then VCLK must always be higher or equal to CAN\_CLK (derived from the asynchronous clock source), in order to achieve a stable functionality of the DCAN. Here also the frequency shift of the modulated VCLK has to be considered:

$$f_{0, \text{VCLK}} \pm \Delta f_{\text{FM,VCLK}} \geq f_{\text{CANCLK}}$$

The CAN Core has to be programmed to at least 8 clock cycles per bit time. To achieve a transfer rate of 1 MBaud when using the asynchronous clock domain as the clock source for CAN\_CLK, an oscillator frequency of 8MHz or higher has to be used.

## 24.3 CAN Bit Timing

The DCAN supports bit rates between less than 1 kBit/s and 1000 kBit/s.


Each member of the CAN network has its own clock generator, typically derived from a crystal oscillator. The Bit timing parameters can be configured individually for each CAN node, creating a common Bit rate even though the CAN nodes' oscillator periods ( $f_{osc}$ ) may be different.

### 24.3.1 Bit Time and Bit Rate

According to the CAN specification, the Bit time is divided into four segments (see [Figure 24-2](#)):

- Synchronization Segment (Sync\_Seg)
- Propagation Time Segment (Prop\_Seg)
- Phase Buffer Segment 1 (Phase\_Seg1)
- Phase Buffer Segment 2 (Phase\_Seg2)

**Figure 24-2. Bit Timing**



Each segment consists of a specific number of time quanta. The length of one time quantum ( $t_q$ ), which is the basic time unit of the bit time, is given by the CAN\_CLK and the Baud Rate Prescalers (BRPE and BRP). With these two Baud Rate Prescalers combined, divider values from 1 to 1024 can be programmed:

$$t_q = \text{Baud Rate Prescaler} / \text{CAN\_CLK}$$

Apart from the fixed length of the synchronization segment, these numbers are programmable.

[Table 24-1](#) describes the minimum programmable ranges required by the CAN protocol. A given bit rate may be met by different Bit time configurations.

---

**NOTE:** For proper functionality of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.

---

**Table 24-1. Parameters of the CAN Bit Time**

Parameter	Range	Remark
Sync_Seg	1 $t_q$ (fixed)	Synchronization of bus input to CAN_CLK
Prop_Seg	[1 ... 8] $t_q$	Compensates for the physical delay times
Phase_Seg1	[1 ... 8] $t_q$	May be lengthened temporarily by synchronization
Phase_Seg2	[1 ... 8] $t_q$	May be shortened temporarily by synchronization
Synchronization Jump Width (SJW)	[1 ... 4] $t_q$	May not be longer than either Phase Buffer Segment

### 24.3.1.1 Synchronization Segment

The Synchronization Segment (Sync\_Seg) is the part of the bit time where edges of the CAN bus level are expected to occur. If an edge occurs outside of Sync\_Seg, its distance to the Sync\_Seg is called the phase error of this edge.

### 24.3.1.2 Propagation Time Segment

This part of the bit time is used to compensate physical delay times within the CAN network. These delay times consist of the signal propagation time on the bus and the internal delay time of the CAN nodes.

### 24.3.1.3 Phase Buffer Segments and Synchronization

The Phase Buffer Segments (Phase\_Seg1 and Phase\_Seg2) and the Synchronization Jump Width (SJW) are used to compensate for the oscillator tolerance.

The Phase Buffer Segments surround the sample point. The Phase Buffer Segments may be lengthened or shortened by synchronization.

The Synchronization Jump Width (SJW) defines how far the resynchronizing mechanism may move the sample point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

Synchronizations occur on edges from recessive to dominant. Their purpose is to control the distance between edges and sample points.

Edges are detected by sampling the actual bus level in each time quantum and comparing it with the bus level at the previous sample point. A synchronization may be done only if a recessive bit was sampled at the previous sample point and if the actual time quantum's bus level is dominant.

An edge is synchronous if it occurs inside of Sync\_Seg, otherwise its distance to the Sync\_Seg is the edge phase error, measured in time quanta. If the edge occurs before Sync\_Seg, the phase error is negative, else it is positive.

### 24.3.1.4 Oscillator Tolerance Range

With the introduction of CAN protocol version 1.2, the option to synchronize on edges from dominant to recessive became obsolete. Only edges from recessive to dominant are considered for synchronization. The protocol update to version 2.0 (A and B) had no influence on the oscillator tolerance.

The tolerance range  $df$  for an oscillator's frequency  $f_{osc}$  around the nominal frequency  $f_{nom}$  with:

$$(1-df) \times f_{nom} \leq f_{osc} \leq (1+df) \times f_{nom} \quad (35)$$

depends on the proportions of Phase\_Seg1, Phase\_Seg2, SJW, and the bit time. The maximum tolerance  $df$  is defined by two conditions (both shall be met):

$$\text{I: } df \leq \frac{\min(TSeg1, TSeg2)}{2x(13x(bit\_time - TSeg2))}$$

$$\text{II: } df \leq \frac{SJW}{20xbit\_time} \quad (36)$$

It has to be considered that SJW may not be larger than the smaller of the Phase Buffer Segments and that the Propagation Time Segment limits that part of the bit time that may be used for the Phase Buffer Segments.

The combination Prop\_Seg = 1 and Phase\_Seg1 = Phase\_Seg2 = SJW = 4 allows the largest possible oscillator tolerance of 1.58%. This combination with a Propagation Time Segment of only 10% of the bit time is not suitable for short bit times; it can be used for bit rates of up to 125 kBit/s (bit time = 8  $\mu$ s) with a bus length of 40 m.

## 24.3.2 DCAN Bit Timing Registers

In the DCAN, the bit timing configuration is programmed in two register bytes, additionally a third byte for a baud rate prescaler extension of 4 bits (BREP) is provided. The sum of Prop\_Seg and Phase\_Seg1 (as TSEG1) is combined with Phase\_Seg2 (as TSEG2) in one byte, SJW and BRP (plus BRPE in third byte) are combined in the other byte

In this bit timing register, the components TSEG1, TSEG2, SJW and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1... n], values in the range of [0 ... n-1] are programmed. That way, SJW (functional range of [1 ... 4]) is represented by only two bits.

Therefore the length of the Bit time is (programmed values)  $[TSEG1 + TSEG2 + 3] t_q$  or (functional values)  $[Sync\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2] t_b$ .

The data in the Bit Timing Register (BTR) is the configuration input of the CAN protocol controller. The Baud Rate Prescaler (configured by BRPE/BRP) defines the length of the time quantum (the basic time unit of the bit time); the Bit Timing Logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

### 24.3.2.1 Calculation of the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a desired bit rate or bit time. The resulting Bit time (1 / Bit rate) must be an integer multiple of the CAN clock period.

---

**NOTE:** 8 MHz is the minimum CAN clock frequency required to operate the DCAN at a bit rate of 1 MBit/s.

---

The bit time may consist of 8 to 25 time quanta. The length of the time quantum  $t_q$  is defined by the Baud Rate Prescaler with  $t_q = (\text{Baud Rate Prescaler}) / \text{CAN\_CLK}$ . Several combinations may lead to the desired bit time, allowing iterations of the following steps.

First part of the bit time to be defined is the Prop\_Seg. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandible CAN bus systems. The resulting time for Prop\_Seg is converted into time quanta (rounded up to the nearest integer multiple of  $t_q$ ).

The Sync\_Seg is 1  $t_q$  long (fixed), leaving  $(\text{bit time} - \text{Prop\_Seg} - 1) t_q$  for the two Phase Buffer Segments. If the number of remaining  $t_q$  is even, the Phase Buffer Segments have the same length, Phase\_Seg2 = Phase\_Seg1, else Phase\_Seg2 = Phase\_Seg1 + 1.

The minimum nominal length of Phase\_Seg2 has to be regarded as well. Phase\_Seg2 may not be shorter than any CAN controller's Information Processing Time in the network, which is device dependent and can be in the range of [0 ... 2]  $t_q$ .

The length of the Synchronization Jump Width is set to its maximum value, which is the minimum of 4 and Phase\_Seg1.

If more than one configurations are possible to reach a certain Bit rate, it is recommended to choose the configuration that allows the highest oscillator tolerance range.

CAN nodes with different clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol compliant configuration of the CAN bit timing.

The resulting configuration is written into the Bit Timing Register:

Tseg2 = Phase\_Seg2-1  
Tseg1 = Phase\_Seg1 + Prop\_Seg-1  
SJW = SynchronizationJumpWidth-1  
BRP = Prescaler-1

### 24.3.2.2 Example for Bit Timing at High Baudrate

In this example, the frequency of CAN\_CLK is 10 MHz, BRP is 0, the bit rate is 1 MBit/s.

$t_q$	100	ns	=	$t_{CAN\_CLK}$
delay of bus driver	60	ns		
delay of receiver circuit	40	ns		
delay of bus line (40m)	220	ns		
$t_{Prop}$	700	ns	=	$INT(2^*delays + 1) = 7 \cdot t_q$
$t_{SJW}$	100	ns	=	$1 \cdot t_q$
$t_{TSeg1}$	800	ns	=	$t_{Prop} + t_{SJW}$
$t_{TSeg2}$	100	ns	=	Information Processing Time + $1 \cdot t_q$
$t_{Sync-Seg}$	100	ns	=	$1 \cdot t_q$
bit time	1000	ns	=	$t_{Sync-Seg} + t_{TSeg1} + t_{TSeg2}$
tolerance for CAN_CLK	1.58	%	=	$\frac{\min(TSeg1, TSeg2)}{2x(13x(bit\_time - TSeg2))}$
			=	$\frac{0.1\mu s}{2x(13x(1\mu s - 0.1\mu s))}$

In this example, the concatenated bit time parameters are  $(1-1)_3 \& (8-1)_4 \& (1-1)_2 \& (1-1)_6$ , so the Bit Timing Register is programmed to 0000 0700h.

### 24.3.2.3 Example for Bit Timing at Low Baudrate

In this example, the frequency of CAN\_CLK is 2 MHz, BRP is 1, the bit rate is 100 KBit/s.

$t_q$	100	ns	=	$2 \cdot t_{CAN\_CLK}$
delay of bus driver	200	ns		
delay of receiver circuit	80	ns		
delay of bus line (40m)	220	ns		
$t_{Prop}$	1	μs	=	$1 \cdot t_q$
$t_{SJW}$	4	μs	=	$4 \cdot t_q$
$t_{TSeg1}$	5	μs	=	$t_{Prop} + t_{SJW}$
$t_{TSeg2}$	3	μs	=	Information Processing Time + $3 \cdot t_q$
$t_{Sync-Seg}$	1	μs	=	$1 \cdot t_q$
bit time	9	μs	=	$t_{Sync-Seg} + t_{TSeg1} + t_{TSeg2}$
tolerance for CAN_CLK	0.43	%	=	$\frac{\min(TSeg1, TSeg2)}{2x(13x(bit\_time - TSeg2))}$
			=	$\frac{3\mu s}{2x(13x(9\mu s - 3\mu s))}$

In this example, the concatenated bit time parameters are  $(3\text{-}1)_3 \& (5\text{-}1)_4 \& (4\text{-}1)_2 \& (2\text{-}1)_6$ , so the Bit Timing Register is programmed to 0000 24C1h.

## 24.4 CAN Module Configuration

After a hardware reset all CAN protocol functions are disabled. The CAN module must be initialized and configured before it can participate on the CAN bus.

### 24.4.1 DCAN RAM Initialization through hardware

To start with a clean DCAN RAM ,the complete DCAN RAM can be initialized with zeros and the ecc/parity bits set accordingly by configuring the following registers in the system module:

1. Memory Hardware Initialization Global Control Register (MINITGCR)
2. Memory Initialization Enable Register (MSINENA)

For more details on RAM hardware initialization support, refer to the system module reference guide.

### 24.4.2 CAN Module Initialization

To initialize the CAN Controller, the user has to set up the CAN Bit timing and those message objects which have to be used for CAN communication. Message objects that are not needed, can be deactivated.


So the two critical steps are:

1. Configuration of CAN Bit Timings
2. Configuration of Message Objects

#### 24.4.2.1 Software Configuration of CAN Bit Timings

This step involves configuring the CAN baud rate register with the calculated CAN bit timing value. The calculation procedure of CAN bit timing values for BTR register are mentioned in [Section 24.3](#). Refer to [Figure 24-3](#) for CAN bit timing software configuration flow.

Figure 24-3. CAN Bit-timing Configuration



**Step 1:** Enter “initialization mode” by setting the Init (Initialization) bit in the CAN Control Register.

While the Init bit is set, the message transfer from and to the CAN bus is stopped, and the status of the CAN\_TX output is recessive (high).

The CAN error counters are not updated. Setting the Init bit does not change any other configuration register.

Also note that the CAN module is also in initialization mode on hardware reset and during Bus-Off.

**Step 2:** Set the CCE (Configure Change Enable) bit in the CAN Control Register.

The access to the Bit Timing Register for the configuration of the Bit timing is enabled when both Init and CCE bits in the CAN Control Register are set.

**Step 3:** Wait for the Init bit to get set. This would make sure that the module has entered “Initialization mode”.

**Step 4:** Write the Bit-Timing values into the BTR (Bit-Timing Register) Register.

Refer to [Section 24.3.2.1](#) for BTR value calculation for a given bit-timing.

**Step 5:** Clear the CCE bit followed by Init bit.

**Step 6:** Wait for the Init bit to clear. This would make sure that the module has come out of “initialization mode”.

After step 6 (Init bit cleared), the module will attempt a synchronization on the CAN bus, provided that the BTR settings are meeting the CAN bus parameters.

---

**NOTE:** The module would not come out of the “initialization mode” if any incorrect BTR values are written in step 4.

---

#### 24.4.2.2 Configuration of Message Objects

The whole Message RAM should be configured before putting the CAN into operation. All the message objects are deactivated by default. The user should configure the message object that are to be used to a particular identifier. The user can change the configuration of any message object or deactivate it when required.

The message objects can be configured only through the Interface registers (IFx) and the CPU does not have direct access to the message object (Message RAM) when DCAN is in operation.

To configure the message objects, the user must know about:

1. The message object structure ([Section 24.5](#))
2. The interface register set (IFx) ([Section 24.6](#))

---

**NOTE:** The message objects initialization is independent of the bit-timing configuration procedure.

---

## 24.5 Message RAM

The DCAN Message RAM contains message objects and parity bits for the message objects.

### 24.5.1 Structure of Message Objects

[Figure 24-4](#) shows the structure of a message object.

The grayed fields are those parts of the message object which are represented in dedicated registers. For example, the transmit request flags of all message objects are represented in centralized transmit request registers.

**Figure 24-4. Structure of a Message Object**

Message Object												
UMask	Msk[28:0]	MXtd	MDir	EoB	unused	NewDat	MsgLst	RxE	TxE	IntPnd	RmtEn	TxRqst
MsgVal	ID[28:0]	Xtd	Dir	DLC[3:0]	Data 0	Data 1	Data 2	Data 3	Data 4	Data 5	Data 6	Data 7

**Table 24-2. Message Object Field Descriptions**

Name	Value	Description
MsgVal	0 1	Message valid  The message object is ignored by the Message Handler.  The message object is to be used by the Message Handler.  Note: The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit Init in the CAN Control Register. MsgVal must also be reset if the messages object is no longer used in operation. For reconfiguration of message objects during normal operation see <a href="#">Section 24.7.6</a> and <a href="#">Section 24.7.7</a> .
UMask	0 1	Use Acceptance Mask  Mask bits (Msk[28:0], MXtd and MDir) are ignored and not used for acceptance filtering.  Mask bits are used for acceptance filtering.  Note: If the UMask bit is set to 1, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to 1.
ID[28:0]	ID[28:0] ID[28:18]	Message Identifier  29-bit ("extended") identifier bits 11-bit ("standard") identifier bits
Msk[28:0]	0 1	Identifier Mask  The corresponding bit in the message identifier is not used for acceptance filtering (don't care).  The corresponding bit in the message identifier is used for acceptance filtering.
Xtd	0 1	Extended Identifier  The 11-bit ("standard") identifier will be used for this message object.  The 29-bit ("extended") identifier will be used for this message object.
MXtd	0 1	Mask Extended Identifier  The extended identifier bit (IDE) has no effect on the acceptance filtering.  The extended identifier bit (IDE) is used for acceptance filtering.  Note: When 11-bit ("standard") identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered.
Dir	0 1	Message Direction  Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, the message is stored in this message object.  Direction = transmit: On TxRqst, a data frame is transmitted. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = 1).
MDir	0 1	Mask Message Direction  The message direction bit (Dir) has no effect on the acceptance filtering.  The message direction bit (Dir) is used for acceptance filtering.

**Table 24-2. Message Object Field Descriptions (continued)**

Name	Value	Description
EOB	0 1	End of Block  The message object is part of a FIFO Buffer block and is not the last message object of this FIFO Buffer block.  The message object is a single message object or the last message object in a FIFO Buffer Block.  Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to 1.
NewDat	0 1	New Data  No new data has been written into the data bytes of this message object by the Message Handler since the last time when this flag was cleared by the CPU.  The Message Handler or the CPU has written new data into the data bytes of this message object.
MsgLst	0 1	Message Lost (only valid for message objects with direction = receive)  No message was lost since the last time when this bit was reset by the CPU.  The Message Handler stored a new message into this message object when NewDat was still set, so the previous message has been overwritten.
RxE	0 1	Receive Interrupt Enable  IntPnd will not be triggered after the successful reception of a frame.  IntPnd will be triggered after the successful reception of a frame.
TxIE	0 1	Transmit Interrupt Enable  IntPnd will not be triggered after the successful transmission of a frame.  IntPnd will be triggered after the successful transmission of a frame.
IntPnd	0 1	Interrupt Pending  This message object is not the source of an interrupt.  This message object is the source of an interrupt. The Interrupt Identifier in the Interrupt Register will point to this message object if there is no other interrupt source with higher priority.
RmtEn	0 1	Remote Enable  At the reception of a Remote Frame, TxRqst is not changed.  At the reception of a Remote Frame, TxRqst is set.
TxRqst	0 1	Transmit Request  This message object is not waiting for a transmission.  The transmission of this message object is requested and is not yet done.
DLC[3:0]	0-8 9-15	Data Length Code  Data Frame has 0-8 data bits.  Data Frame has 8 data bytes.  Note: The Data Length Code of a message object must be defined to the same value as in the corresponding objects with the same identifier at other nodes. When the Message Handler stores a data frame, it will write the DLC to the value given by the received message.
Data 0		1st data byte of a CAN Data Frame
Data 1		2nd data byte of a CAN Data Frame
Data 2		3rd data byte of a CAN Data Frame
Data 3		4th data byte of a CAN Data Frame
Data 4		5th data byte of a CAN Data Frame
Data 5		6th data byte of a CAN Data Frame
Data 6		7th data byte of a CAN Data Frame
Data 7		8th data byte of a CAN Data Frame  Note: Byte Data 0 is the first data byte shifted into the shift register of the CAN Core during a reception, byte Data 7 is the last. When the Message Handler stores a data frame, it will write all the eight data bytes into a message object. If the Data Length Code is less than 8, the remaining bytes of the message object may be overwritten by undefined values.

## 24.5.2 Addressing Message Objects in RAM

The starting location of a particular message object in RAM is:

Message RAM base address + (message object number) \* 0x20.

This means that Message Object 1 starts at offset 0x0020; Message Object 2 starts at offset 0x0040, and so on.

---

**NOTE:** 0 is not a valid message object number. Writing to the address of an unimplemented message object may overwrite an implemented message object.

The base address for DCAN1 RAM is 0xFF1E 0000, DCAN2 RAM is 0xFF1C 0000, and DCAN3 RAM is 0xFF1A 0000

---

Message Object number 1 has the highest priority.

**Table 24-3. Message RAM Addressing in Debug/Suspend and RDA mode**

Message Object Number	Base Address Offset	Word Number	Debug/Suspend mode, see <a href="#">Section 24.5.3</a>	RDA mode, see <a href="#">Section 24.5.4</a>
1	0x0020	1	Parity	Data Bytes 4-7
	0x0024	2	MXtd, MDir, Mask	Data Bytes 0-3
	0x0028	3	Xtd, Dir, ID	ID[27:0], DLC
	0x002C	4	Ctrl	Mask, Xtd, Dir, ID[28]
	0x0030	5	Data Bytes 3-0	Parity, Ctrl, MXtd, MDir
	0x0034	6	Data Bytes 7-4	--
..	...	...	...	...
31	0x03E0	1	Parity	Data Bytes 4-7
	0x03E4	2	MXtd, MDir, Mask	Data Bytes 0-3
	0x03E8	3	Xtd, Dir, ID	ID[27]:0, DLC
	0x03EC	4	Ctrl	Mask, Xtd, Dir, ID[28]
	0x03F0	5	Data Bytes 3-0	Parity, Ctrl, MXtd, MDir
	0x03F4	6	Data Bytes 7-4	--
..	...	...	...	...
63	0x07E0	1	Parity	Data Bytes 4-7
	0x07E4	2	MXtd, MDir, Mask	Data Bytes 0-3
	0x07E8	3	Xtd, Dir, ID	ID[27:0], DLC
	0x07EC	4	Ctrl	Mask, Xtd, Dir, ID[28]
	0x07F0	5	Data Bytes 3-0	Parity, Ctrl, MXtd, MDir
	0x07F4	6	Data Bytes 7-4	--
64	0x0000	1	Parity	Data Bytes 4-7
	0x0004	2	MXtd, MDir, Mask	Data Bytes 0-3
	0x0008	3	Xtd, Dir, ID	ID[27]:0, DLC
	0x000C	4	Ctrl	Mask, Xtd, Dir, ID[28]
	0x0010	5	Data Bytes 3-0	Parity, Ctrl, MXtd, MDir
	0x0014	6	Data Bytes 7-4	--

### 24.5.3 Message RAM Representation in Debug/Suspend Mode

In Debug/Suspend mode, the Message RAM will be memory mapped. This allows the external debug unit to access the Message RAM.

---

**NOTE:** During Debug/Suspend Mode, the Message RAM cannot be accessed via the IFx register sets.

---

**Figure 24-5. Message RAM Representation in Debug/Suspend Mode**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MsgAddr + 0x00																	Reserved
																	Parity[4:0]
MsgAddr + 0x04	MXtd	MDir	Rsvd														Msk[28:16]
																	Msk[15:0]
MsgAddr + 0x08	Rsvd	Xtd	Dir														ID[28:16]
																	ID[15:0]
MsgAddr + 0x0C																	Reserved
	Rsvd	MsgLst	Rsvd	UMask	TxE	RxTE	RmtEn	Rsvd	EOB								DLC[3:0]
MsgAddr + 0x10				Data 3													Data 2
				Data 1													Data 0
MsgAddr + 0x14				Data 7													Data 6
				Data 5													Data 4

### 24.5.4 Message RAM Representation in Direct Access Mode

When the RDA bit in Test Register is set while the DCAN module is in Test Mode (Test bit in CAN control register is set), the CPU has direct access to the Message RAM. Due to the 32-bit bus structure, the RAM is split into word lines to support this feature. The CPU has access to one word line at a time only.

In RAM Direct Access mode, the RAM is represented by a continuous memory space within the address frame of the DCAN module, starting at the Message RAM base address.

---

**NOTE:** During Direct Access Mode, the Message RAM cannot be accessed via the IFx register sets. Before entering RDA mode, it must be ensured that the Init bit is set to avoid any conflicts with the message handler accessing the message RAM.

Any read or write to the RAM addresses for RamDirectAccess during normal operation mode (TestMode bit or RDA bit is not set) will be ignored.

Writes to Reserved bits have no effect.

---

**Figure 24-6. Message RAM Representation in RAM Direct Access Mode**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	0
	15	14	13	12	11	10	9	8									Data 4
MsgAddr + 0x00																	Data 5
																	Data 6
MsgAddr + 0x04																	Data 0
																	Data 1
MsgAddr + 0x08																	ID[27:12]
																	ID[11:0]
MsgAddr + 0x0C																	Msk[28:13]
																	Msk[12:0]
MsgAddr + 0x10																	Reserved
																	Parity[3:0]
																	Reserved
																	MsgLst
																	UMask
																	TxE
																	RxTE
																	RmtEn
																	EOB
																	MXtd
																	MDir

## 24.6 Message Interface Register Sets

Accesses to the Message RAM are performed via the Interface Register sets.

1. Interface Register 1 and 2
2. Interface Register 3

The third Interface Register set IF3 can be configured to automatically receive control and user data from the Message RAM when a message object has been updated after reception of a CAN message. The CPU does not need to initiate the transfer from Message RAM to IF3 Register set.

The Message Handler avoids potential conflicts between concurrent accesses to Message RAM and CAN frame reception/transmission.

There are two modes where the Message RAM can be directly accessed by the CPU:

1. In Debug/Suspend mode (see [Section 24.5.3](#))
2. In RAM Direct Access (RDA) mode (see [Section 24.5.4](#))

For the Message RAM Base address, please refer to the device datasheet.

A complete message object (see [Section 24.5.1](#)) or parts of the message object may be transferred between the Message RAM and the IF1/IF2 Register set (see [Section 24.17.19](#)) in one single transfer.

### 24.6.1 Message Interface Register Sets 1 and 2

The Interface Register sets IF1 and IF2 provide indirect read/write access from the CPU to the Message RAM. The IF1 and IF2 register sets can buffer control and user data to be transferred to and from the message objects.

**Table 24-4. Message Interface Register Sets 1 and 2**


Address [CAN Base +]	IF1 Register Set			Address [CAN Base +]	IF2 Register Set			0
	31	16	15		0	31	16	15
0x100	IF1 Command Mask	IF1 Command Request		0x120	IF2 Command Mask	IF2 Command Request		
0x104	IF1 Mask 2	IF1 Mask 1		0x124	IF2 Mask 2	IF2 Mask 1		
0x108	IF1 Arbitration 2	IF1 Arbitration 1		0x128	IF2 Arbitration 2	IF2 Arbitration 1		
0x10C	Rsvd	IF1 Message Control		0x12C	Rsvd	IF2 Message Control		
0x110	IF1 Data A 2	IF1 Data A 1		0x130	IF2 Data A 2	IF2 Data A 1		
0x114	IF1 Data B 2	IF1 Data B 1		0x134	IF2 Data B 2	IF2 Data B 1		

### 24.6.2 Using Message Interface Register Sets 1 and 2

The Command Register addresses the desired message object in the Message RAM and specifies whether a complete message object or only parts should be transferred. The data transfer is initiated by writing the message number to the bits [7:0] of the Command Register.

When the CPU initiates a data transfer between the IF1/IF2 Registers and Message RAM, the Message Handler sets the Busy bit in the respective Command Register to '1'. After the transfer has completed, the Busy bit is set back to '0' (see [Figure 24-7](#)).

**Figure 24-7. Data Transfer Between IF1 / IF2 Registers and Message RAM**



### 24.6.3 Message Interface Register 3

The IF3 register set can automatically be updated with received message objects without the need to initiate the transfer from Message RAM by CPU. The intention of this feature of IF3 is to provide an interface for the DMA to read packets efficiently.

**Table 24-5. Message Interface Register 3**

Address [CAN Base +]	IF3 Register Set		
	31	16	15
0x140	reserved		IF3 Observation
0x144	IF3 Mask 2		IF3 Mask 1
0x148	IF3 Arbitration 2		IF3 Arbitration 1
0x14C	reserved		IF3 Message Control
0x150	IF3 Data A 2		IF3 Data A 1
0x154	IF3 Data B 2		IF3 Data B 1
...			
0x160	IF3 Update Enable 2		IF3 Update Enable 1
0x164	IF3 Update Enable 4		IF3 Update Enable 3
0x168	IF3 Update Enable 6		IF3 Update Enable 5
0x16C	IF3 Update Enable 8		IF3 Update Enable 7

The automatic update functionality can be programmed for each message object (see IF3 Update Enable Register, [Section 24.17.28](#)).

All valid message objects in Message RAM which are configured for automatic update, will be checked for active NewDat flags. If such a message object is found, it will be transferred to the IF3 register (if no previous DMA transfers are ongoing), controlled by IF3 Observation register. If more than one NewDat flag is active, the message object with the lowest number has the highest priority for automatic IF3 update.

The NewDat bit in the message object will be reset by a transfer to IF3.

If DCAN internal IF3 update is complete, a DMA request is generated. The DMA request stays active until first read access to one of the IF3 registers. The DMA functionality has to be enabled by setting bit DE3 in CAN Control register. Please refer to the device datasheet to find out if this DMA source is available.

---

**NOTE:** The IF3 register set can not be used for transferring data into message objects.

---

## 24.7 Message Object Configurations

This section describes the possible message object configurations for CAN communication.

### 24.7.1 Configuration of a Transmit Object for Data Frames

[Figure 24-8](#) shows how a Transmit Object can be initialized.

**Figure 24-8. Initialization of a Transmit Object**

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	1	0	0	0	appl.	0	appl.	0

The Arbitration bits (ID[28:0] and Xtd bit) are given by the application. They define the identifier and type of the outgoing message. If an 11-bit Identifier (Standard Frame) is used (Xtd = '0'), it is programmed to ID[28:18]. In this case, ID[17:0] can be ignored.

The Data Registers (DLC[3:0] and Data0-7) are given by the application, TxRqst and RmtEn should not be set before the data is valid.

If the TxIE bit is set, the IntPnd bit will be set after a successful transmission of the message object.

If the RmtEn bit is set, a matching received Remote Frame will cause the TxRqst bit to be set; the Remote Frame will autonomously be answered by a Data Frame.

The Mask bits (Msk[28:0], UMask, MXtd, and MDir bits) may be used (UMask='1') to allow groups of Remote Frames with similar identifiers to set the TxRqst bit. The Dir bit should not be masked. For details, see [Section 24.8.8](#). Identifier masking must be disabled (UMask = '0') if no Remote Frames are allowed to set the TxRqst bit (RmtEn = '0').

### 24.7.2 Configuration of a Transmit Object for Remote Frames

It is not necessary to configure Transmit Objects for the transmission of Remote Frames. Setting TxRqst for a Receive Object will cause the transmission of a Remote Frame with the same identifier as the Data Frame for which this receive Object is configured.

### 24.7.3 Configuration of a Single Receive Object for Data Frames

[Figure 24-9](#) shows how a Receive Object for Data Frames can be initialized.

**Figure 24-9. Initialization of a Single Receive Object for Data Frames**

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	0	0	0	appl.	0	0	0	0

The Arbitration bits (ID[28:0] and Xtd bit) are given by the application. They define the identifier and type of accepted received messages. If an 11-bit Identifier (Standard Frame) is used (Xtd = '0'), it is programmed to ID[28:18]. In this case, ID[17:0] can be ignored. When a Data Frame with an 11-bit Identifier is received, ID[17:0] will be set to '0'.

The Data Length Code (DLC[3:0]) is given by the application. When the Message Handler stores a Data Frame in the message object, it will store the received Data Length Code and eight data bytes. If the Data Length Code is less than 8, the remaining bytes of the message object may be overwritten by non specified values.

The Mask bits (Msk[28:0], UMask, MXtd, and MDir bits) may be used (UMask = '1') to allow groups of Data Frames with similar identifiers to be accepted. The Dir bit should not be masked in typical applications. If some bits of the Mask bits are set to "don't care", the corresponding bits of the Arbitration Register will be overwritten by the bits of the stored Data Frame.

If the RxIE bit is set, the IntPnd bit will be set when a received Data Frame is accepted and stored in the message object.

If the TxRqst bit is set, the transmission of a Remote Frame with the same identifier as actually stored in the Arbitration bits will be triggered. The content of the Arbitration bits may change if the Mask bits are used (UMask = '1') for acceptance filtering.

#### 24.7.4 Configuration of a Single Receive Object for Remote Frames

Figure 24-10 shows how a Receive Object for Remote Frames can be initialized.

**Figure 24-10. Initialization of a Single Receive Object for Remote Frames**

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	1	0	0	appl.	0	0	0	0

Receive Objects for Remote Frames may be used to monitor Remote Frames on the CAN bus. The Remote Frame stored in the Receive Object will not trigger the transmission of a Data Frame. Receive Objects for Remote Frames may be expanded to a FIFO buffer, see [Section 24.7.5](#).

UMask must be set to ‘1’. The Mask bits (Msk[28:0], UMask, MXtd, and MDir bits) may be set to “must-match” or to “don’t care”, to allow groups of Remote Frames with similar identifiers to be accepted. The Dir bit should not be masked in typical applications. For details, see [Section 24.8.8](#).

The Arbitration bits (ID[28:0] and Xtd bit) may be given by the application. They define the identifier and type of accepted received Remote Frames. If some bits of the Mask bits are set to “don’t care”, the corresponding bits of the Arbitration bits will be overwritten by the bits of the stored Remote Frame. If an 11-bit Identifier (Standard Frame) is used (Xtd = ‘0’), it is programmed to ID[28:18]. In this case, ID[17:0] can be ignored. When a Remote Frame with an 11-bit Identifier is received, ID[17:0] will be set to ‘0’.

The Data Length Code (DLC[3:0]) may be given by the application. When the Message Handler stores a Remote Frame in the message object, it will store the received Data Length Code. The data bytes of the message object will remain unchanged.

If the RxIE bit is set, the IntPnd bit will be set when a received Remote Frame is accepted and stored in the message object.

#### 24.7.5 Configuration of a FIFO Buffer

With the exception of the EoB bit, the configuration of Receive Objects belonging to a FIFO Buffer is the same as the configuration of a single Receive Object.

To concatenate multiple message objects to a FIFO Buffer, the identifiers and masks (if used) of these message objects have to be programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest number will be the first message object of the FIFO Buffer. The EoB bit of all message objects of a FIFO Buffer except the last one have to be programmed to zero. The EoB bits of the last message object of a FIFO Buffer is set to one, configuring it as the end of the block.

#### 24.7.6 Reconfiguration of Message Objects for the Reception of Frames

A message object with Dir = ‘0’ is configured for the reception of data frames, with Dir = ‘1’ AND Umask = ‘1’ AND RmtEn = ‘0’ it is configured for the reception of remote frames.

It is necessary to reset MsgVal to not valid before changing any of the following configuration and control bits: ID[28:0], Xtd, Dir, DLC[3:0], RxIE, TxIE, RmtEn, EoB, Umask, Msk[28:0], MXtd, and MDir.

These parts of a message object may be changed without clearing MsgVal: Data[7:0], TxRqst, NewDat, MsgLst, and IntPnd.

#### 24.7.7 Reconfiguration of Message Objects for the Transmission of Frames

A message object with Dir = ‘1’ AND (Umask = ‘0’ OR RmtEn = ‘1’) is configured for the transmission of data frames.

It is necessary to reset MsgVal to not valid before changing any of the following configuration and control bits: Dir, RxIE, TxIE, RmtEn, EoB, Umask, Msk[28:0], MXtd, and MDir

These parts of a message object may be changed without clearing MsgVal: ID[28:0], Xtd, DLC[3:0], Data[7:0], TxRqst, NewDat, MsgLst, and IntPnd.

## 24.8 Message Handling

When initialization is finished, the DCAN module synchronizes itself to the traffic on the CAN bus. It does acceptance filtering on received messages and stores those frames that are accepted into the designated message objects.

The application has to update the data of the messages to be transmitted and enable and request their transmission. The transmission is requested automatically when a matching Remote Frame is received.

The application may read messages which are received and accepted. Messages that are not read before the next messages is accepted for the same message object will be overwritten.

Messages may be read based on interrupts or by polling.

### 24.8.1 Message Handler Overview

The Message Handler state machine controls the data transfer between the Rx/Tx Shift Register of the CAN Core and the Message RAM. It performs the following tasks:

- Data Transfer from Message RAM to CAN Core (messages to be transmitted).
- Data Transfer from CAN Core to the Message RAM (received messages).
- Data Transfer from CAN Core to the Acceptance Filtering unit.
- Scanning of Message RAM for a matching message object (acceptance filtering).
- Scanning the same message object after being changed by IF1/IF2 registers when priority is same or higher as message the object found by last scanning.
- Handling of TxRqst flags.
- Handling of interrupt flags.

The Message Handler registers contains status flags of all message objects grouped into the following topics:

- Transmission Request flags
- New Data flags
- Interrupt Pending Flags
- Message Valid Registers

Instead of collecting the listed status information of each message object via IFx registers separately, these Message Handler registers provides a fast and easy way to get an overview (for example, about all pending transmission requests).

All Message Handler registers are read-only.

### 24.8.2 Receive/Transmit Priority

The receive/transmit priority for the message objects is attached to the message number, not to the CAN identifier. Message object 1 has the highest priority, while the last implemented message object has the lowest priority. If more than one transmission request is pending, they are serviced due to the priority of the corresponding message object, so messages with the highest priority can be placed in the message objects with the lowest numbers.

The acceptance filtering for received Data Frames or Remote Frames is also done in ascending order of message objects, so a frame that has been accepted by a message object cannot be accepted by another message object with a higher Message Number. The last message object may be configured to accept any Data Frame or Remote Frame that was not accepted by any other message object, for nodes that need to log the complete message traffic on the CAN bus.

### 24.8.3 Transmission of Messages in Event Driven CAN Communication

If the shift register of the CAN Core is ready for loading and if there is no data transfer between the IFx Registers and Message RAM, the d bits in the Message Valid Register and the TxRqst bits in the Transmission Request Register are evaluated. The valid message object with the highest priority pending transmission request is loaded into the shift register by the Message Handler and the transmission is started. The message object's NewDat bit is reset.

After a successful transmission and if no new data was written to the message object (NewDat = '0') since the start of the transmission, the TxRqst bit will be reset. If TxIE is set, IntPnd will be set after a successful transmission. If the DCAN has lost the arbitration or if an error occurred during the transmission, the message will be retransmitted as soon as the CAN bus is free again. If meanwhile the transmission of a message with higher priority has been requested, the messages will be transmitted in the order of their priority.

If Automatic Retransmission mode is disabled by setting the DAR bit in the CAN Control Register, the behavior of bits TxRqst and NewDat in the Message Control Register of the Interface Register set is as follows:

- When a transmission starts, the TxRqst bit of the respective Interface Register set is reset, while bit NewDat remains set.
- When the transmission has been successfully completed, the NewDat bit is reset.

When a transmission failed (lost arbitration or error) bit NewDat remains set. To restart the transmission, the application has to set TxRqst again.

Received Remote Frames do not require a Receive Object. They will automatically trigger the transmission of a Data Frame, if in the matching Transmit Object the RmtEn bit is set.

### 24.8.4 Updating a Transmit Object

The CPU may update the data bytes of a Transmit Object any time via the IF1/IF2 Interface Registers, neither d nor TxRqst have to be reset before the update.

Even if only a part of the data bytes are to be updated, all four bytes in the corresponding IF1/IF2 Data A Register or IF1/IF2 Data B Register have to be valid before the content of that register is transferred to the message object. Either the CPU has to write all four bytes into the IF1/IF2 Data Register or the message object is transferred to the IF1/IF2 Data Register before the CPU writes the new data bytes.

When only the data bytes are updated, first 0x87 can be written to bits [23:16] of the Command Register and then the number of the message object is written to bits [7:0] of the Command Register, concurrently updating the data bytes and setting TxRqst with NewDat.

To prevent the reset of TxRqst at the end of a transmission that may already be in progress while the data is updated, NewDat has to be set together with TxRqst in event driven CAN communication. For details, see [Section 24.8.3](#).

When NewDat is set together with TxRqst, NewDat will be reset as soon as the new transmission has started.

### 24.8.5 Changing a Transmit Object

If the number of implemented message objects is not sufficient to be used as permanent message objects only, the Transmit Objects may be managed dynamically. The CPU can write the whole message (Arbitration, Control, and Data) into the Interface Register. The bits [23:16] of the Command Register can be set to 0xB7 for the transfer of the whole message object content into the message object. Before changing the configuration of a message object, MsgVal has to be reset (see [Section 24.7.7](#)).

If a previously requested transmission of this message object is not completed but already in progress, it will be continued; however it will not be repeated if it is disturbed.

To only update the data bytes of a message to be transmitted, bits [23:16] of the Command Register should be set to 0x87.

**NOTE:** After the update of the Transmit Object, the Interface Register set will contain a copy of the actual contents of the object, including the part that had not been updated.

#### 24.8.6 Acceptance Filtering of Received Messages

When the arbitration and control bits (Identifier + IDE + RTR + DLC) of an incoming message is completely shifted into the shift register of the CAN Core, the Message Handler starts to scan of the Message RAM for a matching valid message object:

- The Acceptance Filtering unit is loaded with the arbitration bits from the CAN Core shift register.
- Then the arbitration and mask bits (including MsgVal, UMask, NewDat, and EoB) of Message Object 1 are loaded into the Acceptance Filtering unit and are compared with the arbitration bits from the shift register. This is repeated for all following message objects until a matching message object is found, or until the end of the Message RAM is reached.
- If a match occurs, the scanning is stopped and the Message Handler proceeds depending on the type of the frame (Data Frame or Remote Frame) received.

#### 24.8.7 Reception of Data Frames

The Message Handler stores the message from the CAN Core shift register into the respective message object in the Message RAM. Not only the data bytes, but all arbitration bits and the Data Length Code are stored into the corresponding message object. This ensures that the data bytes stay associated to the identifier even if arbitration mask registers are used.

The NewDat bit is set to indicate that new data (not yet seen by the CPU) has been received. The CPU should reset the NewDat bit when it reads the message object. If at the time of the reception the NewDat bit was already set, MsgLst is set to indicate that the previous data (supposedly not seen by the CPU) is lost. If the RxIE bit is set, the IntPnd bit is set, causing the Interrupt Register to point to this message object.

The TxRqst bit of this message object is reset to prevent the transmission of a Remote Frame, while the requested Data Frame has just been received.

#### 24.8.8 Reception of Remote Frames

When a Remote Frame is received, three different configurations of the matching message object have to be considered:

1. Dir = '1' (direction = transmit), RmtEn = '1', UMask = '1' or '0' The TxRqst bit of this message object is set at the reception of a matching Remote Frame. The rest of the message object remains unchanged.
2. Dir = '1' (direction = transmit), RmtEn = '0', UMask = '0' The Remote Frame is ignored, this message object remains unchanged.
3. Dir = '1' (direction = transmit), RmtEn = '0', UMask = '1' The Remote Frame is treated similar to a received Data Frame. At the reception of a matching Remote Frame, the TxRqst bit of this message object is reset. The arbitration and control bits (Identifier + IDE + RTR + DLC) from the shift register are stored in the message object in the Message RAM and the NewDat bit of this message object is set. The data bytes of the message object remain unchanged.

#### 24.8.9 Reading Received Messages

The CPU may read a received message any time via the IFx Interface Registers, the data consistency is guaranteed by the Message Handler state machine.

Typically the CPU will write first 0x7F to bits [23:16] and then the number of the message object to bits [7:0] of the Command Register. That combination will transfer the whole received message from the Message RAM into the Interface Register set. Additionally, the bits NewDat and IntPnd are cleared in the Message RAM (not in the Interface Register set). The values of these bits in the Message Control Register always reflect the status before resetting the bits.

If the message object uses masks for acceptance filtering, the arbitration bits show which of the different matching messages has been received.

The actual value of NewDat shows whether a new message has been received since last time when this message object was read. The actual value of MsgLst shows whether more than one message have been received since the last time when this message object was read. MsgLst will not be automatically reset.

#### **24.8.10 Requesting New Data for a Receive Object**

By means of a Remote Frame, the CPU may request another CAN node to provide new data for a receive object. Setting the TxRqst bit of a receive object will cause the transmission of a Remote Frame with the receive object's identifier. This Remote Frame triggers the other CAN node to start the transmission of the matching Data Frame. If the matching Data Frame is received before the Remote Frame could be transmitted, the TxRqst bit is automatically reset.

Setting the TxRqst bit without changing the contents of a message object requires the value 0x84 in bits [23:16] of the Command Register.

#### **24.8.11 Storing Received Messages in FIFO Buffers**

Several message objects may be grouped to form one or more FIFO Buffers. Each FIFO Buffer configured to store received messages with a particular (group of) Identifier(s). Arbitration and Mask Registers of the FIFO Buffer's message objects are identical. The EoB (End of Buffer) bits of all but the last of the FIFO Buffer's message objects are '0', in the last one the EoB bit is '1'.

Received messages with identifiers matching to a FIFO Buffer are stored into a message object of this FIFO Buffer, starting with the message object with the lowest message number.

When a message is stored into a message object of a FIFO Buffer the NewDat bit of this message object is set. By setting NewDat while EoB is '0' the message object is locked for further write accesses by the Message Handler until the CPU has cleared the NewDat bit.

Messages are stored into a FIFO Buffer until the last message object of this FIFO Buffer is reached. If none of the preceding message objects is released by writing NewDat to '0', all further messages for this FIFO Buffer will be written into the last message object of the FIFO Buffer (EoB = '1') and therefore overwrite previous messages in this message object.

#### **24.8.12 Reading from a FIFO Buffer**

Several messages may be accumulated in a set of message objects which are concatenated to form a FIFO Buffer before the application program is required (in order to avoid the loss of data) to empty the buffer.

A FIFO Buffer of length N will store N-1 plus the last received message since last time it was cleared.

A FIFO Buffer is cleared by reading and resetting the NewDat bits of all its message objects, starting at the FIFO Object with the lowest message number. This should be done in a subroutine following the example shown in [Figure 24-11](#).


---

**NOTE:** All message objects of a FIFO buffer needs to be read and cleared before the next batch of messages can be stored. Otherwise true FIFO functionality can not be guaranteed, since the message objects of a partly read buffer will be re-filled according to the normal (descending) priority.

---

Reading from a FIFO Buffer message object and resetting its NewDat bit is handled the same way as reading from a single message object.

**Figure 24-11. CPU Handling of a FIFO Buffer (Interrupt Driven)**



## 24.9 CAN Message Transfer

Once the DCAN is initialized and Initbit is reset to zero, the CAN Core synchronizes itself to the CAN bus and is ready for message transfer as per the configured message objects.

The CPU may enable the interrupt lines (setting IE0 and IE1 to '1') at the same time when it clears Init and CCE. The status interrupts EIE and SIE may be enabled simultaneously.

The CAN communication can be carried out in any of the following two modes:

1. Interrupt mode
2. Polling mode.

The Interrupt Register points to those message objects with IntPnd = '1'. It is updated even if the interrupt lines to the CPU are disabled (IE0 / IE1 are zero).

The CPU may poll all Message Object's NewDat and TxRqst bits in parallel from the NewData X Registers and the Transmission Request X Registers. Polling can be made easier if all Transmit Objects are grouped at the low numbers, all Receive Objects are grouped at the high numbers.

Received messages are stored into their appropriate message objects if they pass acceptance filtering.

The whole message (including all arbitration bits, DLC and up to eight data bytes) is stored into the message object. As a consequence, when the identifier mask is used, the arbitration bits which are masked to "don't care" may change in the message object when a received message is stored.

The CPU may read or write each message at any time via the Interface Registers, as the Message Handler guarantees data consistency in case of concurrent accesses (for reconfiguration, see [Section 24.7.6](#))

If a permanent message object (arbitration and control bits set up during configuration and leaving unchanged for multiple CAN transfers) exists for the message, it is possible to only update the data bytes.

If several transmit messages should be assigned to one message object, the whole message object has to be configured before the transmission of this message is requested.

The transmission of multiple message objects may be requested at the same time. They are subsequently transmitted, according to their internal priority.

Messages may be updated or set to not valid at any time, even if a requested transmission is still pending (for reconfiguration, see [Section 24.7.7](#)). However, the data bytes will be discarded if a message is updated before a pending transmission has started.

Depending on the configuration of the message object, a transmission may be automatically requested by the reception of a remote frame with a matching identifier.

### 24.9.1 Automatic Retransmission

According to the CAN Specification (ISO11898), the DCAN provides a mechanism to automatically retransmit frames which have lost arbitration or have been disturbed by errors during transmission. The frame transmission service will not be confirmed to the user before the transmission is successfully completed.

By default, this automatic retransmission is enabled. It can be disabled by setting bit DAR (Disable Automatic Retransmission) in CAN Control Register. Further details to this mode are provided in [Section 24.8.3](#).

### 24.9.2 Auto-Bus-On

Per default, after the DCAN has entered Bus-Off state, the CPU can start a Bus-Off-Recovery sequence by resetting Init bit. If this is not done, the module will stay in Bus-Off state.

The DCAN provides an automatic Auto-Bus-On feature which is enabled by bit ABO in CAN Control Register. If set, the DCAN will automatically start the Bus-Off-Recovery sequence. The sequence can be delayed by a user-defined number of VCLK cycles which can be defined in Auto-Bus-On Time Register.

**NOTE:** If the DCAN goes Bus-Off due to massive occurrence of CAN bus errors, it stops all bus activities and automatically sets the Init bit. Once the Init bit has been reset by the CPU or due to the Auto-Bus-On feature, the device will wait for 129 occurrences of Bus Idle (equal to  $129 \times 11$  consecutive recessive bits) before resuming normal operation. At the end of the Bus-Off recovery sequence, the error counters will be reset.

## 24.10 Interrupt Functionality

Interrupts can be generated on two interrupt lines:

1. DCAN0INT line
2. DCAN1INT line

These lines can be enabled by setting IE0 and IE1 bits respectively in CAN Control Register.

The DCAN provides three groups of interrupt sources: Message Object Interrupts, Status Change Interrupts and Error Interrupts (see [Figure 24-12](#) and [Figure 24-13](#)).

The source of an interrupt can be determined by the interrupt identifiers Int0ID / Int1ID in the Interrupt Register (see [Section 24.17.5](#)). When no interrupt is pending, the register will hold the value zero.

Each interrupt line remains active until the dedicated field in the Interrupt Register DCAN INT (Int0ID / Int1ID) again reach zero (this means the cause of the interrupt is reset), or until IE0 / IE1 are reset.

The value 0x8000 in the Int0ID field indicates that an interrupt is pending because the CAN Core has updated (not necessarily changed) the Error and Status Register (Error Interrupt or Status Interrupt). This interrupt has the highest priority. The CPU can update (reset) the status bits WakeUpPnd, RxOk, TxOk and LEC by reading the Error and Status Register DCAN ES, but a write access of the CPU will never generate or reset an interrupt.

Values between 1 and the number of the last message object indicates that the source of the interrupt is one of the message objects, Int0ID resp. Int1ID will point to the pending message interrupt with the highest priority. The Message Object 1 has the highest priority, the last message object has the lowest priority.

An interrupt service routine which reads the message that is the source of the interrupt, may read the message and reset the message object's IntPnd at the same time (ClrlntPnd bit in the IF1/IF2 Command Register). When IntPnd is cleared, the Interrupt Register will point to the next message object with a pending interrupt.

### 24.10.1 Message Object Interrupts

Message Object interrupts are generated by events from the message objects. They are controlled by the flags IntPND, TxIE and RxIE, which are described in [Section 24.5.1](#).

Message Object interrupts can be routed to either DCAN0INT or DCAN1INT line, controlled by the Interrupt Multiplexer Register (see [Section 24.17.17](#)).

### 24.10.2 Status Change Interrupts

The events WakeUpPnd, RxOk, TxOk and LEC in Error and Status Register (DCAN ES) belong to the Status Change Interrupts. The Status Change Interrupt group can be enabled by bit in CAN Control Register.

If SIE is set, a Status Change Interrupt will be generated at each CAN frame, independent of bus errors or valid CAN communication, and also independent of the Message RAM configuration.

Status Change interrupts can only be routed to interrupt line DCAN0INT which has to be enabled by setting IE0 in the CAN Control Register.


**NOTE:** Reading the Error and Status Register will clear the WakeUpPnd flag. If in global power down mode, the WakeUpPnd flag is cleared by such a read access before the DCAN module has been waken up by the system, the DCAN may re-assert the WakeUpPnd flag, and a second interrupt may occur (additional information can be found in [Section 24.11.2](#)).

### 24.10.3 Error Interrupts


The events PER, BOff and EWarn (monitored in Error and Status Register, DCAN ES) belong to the Error Interrupts. The Error Interrupt group can be enabled by setting bit EIE in CAN Control Register.

Error interrupts can only be routed to interrupt line DCAN0INT which has to be enabled by setting IE0 in the CAN Control Register.

Figure 24-12. CAN Interrupt Topology 1



**Figure 24-13. CAN Interrupt Topology 2**



## 24.11 Global Power Down Mode

The device architecture supports a centralized global power down control over the peripheral modules through the Peripheral Central Resource (PCR) module (Additional information can be found in Platform Architecture Specification).

### 24.11.1 Entering Global Power Down Mode

The global power down mode for the DCAN is requested by setting the appropriate Peripheral Power Down Set bit (**PSPWRDWNSETx**) in the PCR module.

The DCAN then finishes all transmit requests of the message objects. When all requests are done, the DCAN waits until a bus idle state is recognized. Then it will automatically set the Initbit to indicate that the global power down mode has been entered.

### 24.11.2 Wakeup From Global Power Down Mode

When the DCAN module is in global power down mode, a CAN bus activity detection circuit exists, which can be active, if enabled. If this circuit is active, on occurrence of a dominant CAN bus level, the DCAN will set the **WakeUpPnd** bit in Error and Status Register (DCAN ES).

If Status Interrupts are enabled, also an interrupt will be generated. This interrupt could be used by the application to wakeup the DCAN. For this, the application needs to set the appropriate Peripheral Power Down Clear bit (**PSPWRDWNCLRx**) in the PCR module, and to clear the Init bit in CAN Control Register.

After the Init bit has been cleared, the DCAN module waits until it detects 11 consecutive recessive bits on the CAN\_RX pin and then goes Bus-Active again.

---

**NOTE:** The CAN transceiver circuit has to stay active during CAN bus activity detection. The first CAN message, which initiates the bus activity, cannot be received. This means that the first message received in power down mode is lost.

---

## 24.12 Local Power Down Mode

Besides the centralized power down mechanism controlled by the PCR module (global power down, see [Section 24.15](#)), the DCAN supports a local power down mode which can be controlled within the DCAN control registers.

### 24.12.1 Entering Local Power Down Mode

The local power down mode is requested by setting the PDRbit in CAN Control Register.

The DCAN then finishes all transmit requests of the message objects. When all requests are done, DCAN waits until a bus idle state is recognized. Then it will automatically set the Initbit in CAN Control Register to prevent any further CAN transfers, and it will also set the PDA bit in CAN Error and Status Register. With setting the PDA bits, the DCAN module indicates that the local power down mode has been entered.

During local power down mode, the internal clocks of the DCAN module are turned off, but there is a wake up logic (see [Section 24.12.2](#)) which can be active, if enabled. Also the actual contents of the control registers can be read back.

---

**NOTE:** In local low power mode, the application should not clear the Init bit while PDR is set. If there are any messages in the Message RAM configured as to be transmitted and the application resets the init bit, these messages may be sent.

---

### 24.12.2 Wakeup From Local Power Down

There are two ways to wake up the DCAN from local power down mode:

1. The application could wake up the DCAN module manually by clearing the PDR bit and then clearing the Init bit in CAN Control Register.
2. Alternatively, a CAN bus activity detection circuit can be activated by setting the wake up on bus activity bit (WUBA) in CAN Control Register. If this circuit is active, on occurrence of a dominant CAN bus level, the DCAN will automatically start the wake up sequence. It will clear the PDR bit in CAN Control Register and also clear the PDA bit in Error and Status Register. The WakeUpPnd bit in CAN Error and Status Register will be set. If Status Interrupts are enabled, also an interrupt will be generated. Finally the Init bit in CAN control register will be cleared.

After the Init bit has been cleared, the module waits until it detects 11 consecutive recessive bits on the CAN\_RX pin and then goes Bus-Active again.

---


**NOTE:** The CAN transceiver circuit has to stay active while CAN bus observation. The first CAN message, which initiates the bus activity, cannot be received. This means that the first message received in power down and automatic wake-up mode, is lost.

---

[Figure 24-14](#) shows a flow diagram about entering and leaving local power down mode.

## 24.13 GIO support

The CAN\_RX and CAN\_TX pins of each DCAN module can be used as general purpose IO pins, if CAN functionality is not needed. This function is controlled by the CAN TX IO Control register (see [Section 24.17.29](#)) and the CAN RX IO Control register (see [Section 24.17.30](#)).

**Figure 24-14. Local Power Down Mode Flow Diagram**


## 24.14 Test Modes

The DCAN provides several test modes which are mainly intended for production tests or self test.

For all test modes, Test bit in the CAN Control Register needs to be set to one. This enables write access to the Test Register.

---

**NOTE:** When using any of the Loop Back modes, it must be ensured by software that all message transfers are finished before setting the Init bit to '1'.

---

### 24.14.1 Silent Mode


The Silent Mode may be used to analyze the traffic on the CAN bus without affecting it by sending dominant bits (for example, acknowledge bit, overload flag, active error flag). The DCAN is still able to receive valid data frames and valid remote frames, but it will not send any dominant bits. However, these are internally routed to the CAN Core.

Figure 24-15 shows the connection of signals CAN\_TX and CAN\_RX to the CAN Core in Silent Mode.

Silent Mode can be activated by setting the Silentbit in Test Register to one.

In ISO 11898-1, the Silent Mode is called the Bus Monitoring Mode.

**Figure 24-15. CAN Core in Silent Mode**



### 24.14.2 Loop Back Mode

The Loop Back Mode is mainly intended for hardware self-test functions. In this mode, the CAN Core uses internal feedback from Tx output to Rx input. Transmitted messages are treated as received messages, and can be stored into message objects if they pass acceptance filtering. The actual value of the CAN\_RX input pin is disregarded by the CAN Core. Transmitted messages still can be monitored at the CAN\_TX pin.

In order to be independent from external stimulation, the CAN Core ignores acknowledge errors (recessive bit sampled in the acknowledge slot of a data/remote frame) in Loop Back Mode.

[Figure 24-16](#) shows the connection of signals CAN\_TX and CAN\_RX to the CAN Core in Loop Back Mode.


Loop Back Mode can be activated by setting bit LBackin Test Register to one.

---

**NOTE:** In Loop Back mode, the signal path from CAN Core to Tx pin, the Tx pin itself, and the signal path from Tx pin back to CAN Core are disregarded. For including these into the testing, see External Loop Back mode ([Section 24.14.3](#)).

---

**Figure 24-16. CAN Core in Loop Back Mode**



### 24.14.3 External Loop Back Mode

The External Loop Back Mode is similar to the Loop Back Mode, however it includes the signal path from CAN Core to Tx pin, the Tx pin itself, and the signal path from Tx pin back to CAN Core. When External Loop Back Mode is selected, the input of the CAN core is connected to the input buffer of the Tx pin.

With this configuration, the Tx pin IO circuit can be tested.

External Loop Back Mode can be activated by setting bit **ExL** in Test Register to one.


[Figure 24-17](#) shows the connection of signals CAN\_TX and CAN\_RX to the CAN Core in External Loop Back Mode.

---

**NOTE:** When Loop Back Mode is active (LBack bit set), the ExL bit will be ignored.

---

**Figure 24-17. CAN Core in External Loop Back Mode**




#### 24.14.4 Loop Back Combined with Silent Mode

It is also possible to combine Loop Back Mode and Silent Mode by setting bits LBack and Silent at the same time. This mode can be used for a “Hot Selftest”, that is, the DCAN hardware can be tested without affecting the CAN network. In this mode, the CAN\_RX pin is disconnected from the CAN Core and no dominant bits will be sent on the CAN\_TX pin.

[Figure 24-18](#) shows the connection of the signals CAN\_TX and CAN\_RX to the CAN Core in case of the combination of Loop Back Mode with Silent Mode.

**Figure 24-18. CAN Core in Loop Back Combined with Silent Mode**



#### 24.14.5 Software Control of CAN\_TX Pin

Four output functions are available for the CAN transmit pin CAN\_TX. Additionally to its default function (serial data output), the CAN\_TX pin can drive constant dominant or recessive values, or it can drive the CAN Sample Point signal to monitor the CAN Core's bit timing.

Combined with the readable value of the CAN\_RX pin, this can be used to check the physical layer of the CAN bus.

The output mode of pin CAN\_TX is selected by programming the Test Register bits Tx[1:0] as described in [Section 24.17.6](#).

---

**NOTE:** The software control for pin CAN\_TX interferes with CAN protocol functions. For CAN message transfer or any of the test modes Loop Back Mode, External Loop Back Mode or Silent Mode, the CAN\_TX pin should operate in its default functionality.

---

## 24.15 Parity Check Mechanism

The DCAN provides a parity check mechanism to ensure data integrity of Message RAM data. For each word (32 bits) in Message RAM, one parity bit will be calculated. The formation of the different words is according to the Message RAM representation in RDA mode (see [Section 24.5.4](#)).

Parity information is stored in the Message RAM on write accesses and will be checked against the stored parity bit from Message RAM on read accesses.

The parity check functionality can be enabled or disabled by PMD bit field in CAN Control Register.

In case of disabled parity check, the parity bits in message RAM will be left unchanged on write access to data area and no check will be done on read access.

If parity checking is enabled, parity bits will be automatically generated and checked by the DCAN. The parity bits could be read in Debug/Suspend mode (see [Section 24.5.3](#)) or in RDA mode (see [Section 24.5.4](#)). However, direct write access to the parity bits is only possible in this two modes with parity check disabled.

A parity bit will be set, if the modulo-2-sum of the data bits is 1. This definition is equivalent to: The parity bit will be set, if the number of 1 bits in the data is odd.

---

**NOTE:** Parity scheme can be changed via the System module DEV Parity Control Register1 on device basis for all peri RAMs.

---

### 24.15.1 Behavior on Parity Error

On any read access to Message RAM (for example, during start of a CAN frame transmission), the parity of the message object will be checked. If a parity error is detected, the PER bit in Error and Status Register will be set. If error interrupts are enabled, also an interrupt would be generated. In order to avoid the transmission of invalid data over the CAN bus, the d bit of the message object will be reset.

The message object data can be read by the host CPU, independently of parity errors. Thus, the application has to ensure that the read data is valid, for example, by immediately checking the Parity Error Code register on parity error interrupt.

---

**NOTE:** During RAM initialization, no parity check will be done.

---

### 24.15.2 Parity Testing

Testing the parity mechanism can be done by enabling the bit RDA (RamDirectAccess) and manually writing the parity bits directly to the dedicated RAM locations. With this, data and parity bits could be checked when reading directly from RAM.

---

**NOTE:** If parity check was disabled, the application has to ensure correct parity bit handling in order to prevent parity errors later on when parity check is enabled.

---

## 24.16 Debug/Suspend Mode

The module supports the usage of an external debug unit by providing functions like pausing DCAN activities and making Message RAM content accessible via VBUSP interface.

Before entering debug/suspend mode, the circuit will either wait until a started transmission or reception will be finished and Bus idle state is recognized, or immediately interrupt a current transmission or reception. This is depending on bit IDSin CAN Control Register.

Afterwards, the DCAN enters debug/suspend mode, indicated by InitDbg flag in CAN Control Register.

During Debug/Suspend mode, all DCAN registers can be accessed. Reading reserved bits will return '0'. Writing to reserved bits will have no effect.

Also, the Message RAM will be memory mapped. This allows the external debug unit to read the Message RAM. For the memory organization, see [Section 24.5.3](#).

---

**NOTE:** During Debug/Suspend Mode, the Message RAM cannot be accessed via the IFx register sets.

Writing to control registers in debug/suspend mode may influence the CAN state machine and further message handling.

---

For debug support, the auto clear functionality of the following DCAN registers is disabled:

- \* Error and Status Register (clear of status flags by read)
- \* IF1/IF2 Command Registers (clear of DMAActive flag by r/w)

## 24.17 DCAN Control Registers

[Table 24-6](#) lists the control registers of the DCAN. After hardware reset, the registers of the DCAN hold the values shown in the register descriptions.

Additionally, the Bus-Off state is reset and the CAN\_TX pin is set to recessive (HIGH). The Init bit in the CAN Control Register is set to enable the software initialization. The DCAN will not influence the CAN bus until the CPU resets Init to 0.

**Table 24-6. DCAN Control Registers**

Offset	Acronym	Register Description	Section
00	DCAN CTL	CAN Control Register	<a href="#">Section 24.17.1</a>
04h	DCAN ES	Error and Status Register	<a href="#">Section 24.17.2</a>
08h	DCAN ERRC	Error Counter Register	<a href="#">Section 24.17.3</a>
0Ch	DCAN BTR	Bit Timing Register	<a href="#">Section 24.17.4</a>
10h	DCAN INT	Interrupt Register	<a href="#">Section 24.17.5</a>
14h	DCAN TEST	Test Register	<a href="#">Section 24.17.6</a>
1Ch	DCAN PERR	Parity Error Code Register	<a href="#">Section 24.17.7</a>
80h	DCAN ABOTR	Auto-Bus-On Time Register	<a href="#">Section 24.17.8</a>
84h	DCAN TXRQX	Transmission Request X Register	<a href="#">Section 24.17.9</a>
88h	DCAN TXRQ12	Transmission Request 12 Register	<a href="#">Section 24.17.10</a>
8Ch	DCAN TXRQ34	Transmission Request 34 Register	<a href="#">Section 24.17.10</a>
90h	DCAN TXRQ56	Transmission Request 56 Register	<a href="#">Section 24.17.10</a>
94h	DCAN TXRQ78	Transmission Request 78 Register	<a href="#">Section 24.17.10</a>
98h	DCAN NWDATX	New Data X Register	<a href="#">Section 24.17.11</a>
9Ch	DCAN NWDAT12	New Data 12 Register	<a href="#">Section 24.17.12</a>
A0h	DCAN NWDAT34	New Data 34 Register	<a href="#">Section 24.17.12</a>
A4h	DCAN NWDAT56	New Data 56 Register	<a href="#">Section 24.17.12</a>
A8h	DCAN NWDAT78	New Data 78 Register	<a href="#">Section 24.17.12</a>
ACh	DCAN INTPNDX	Interrupt Pending X Register	<a href="#">Section 24.17.13</a>

**Table 24-6. DCAN Control Registers (continued)**

Offset	Acronym	Register Description	Section
B0h	DCAN INTPND12	Interrupt Pending 12 Register	<a href="#">Section 24.17.14</a>
B4h	DCAN INTPND34	Interrupt Pending 34 Register	<a href="#">Section 24.17.14</a>
B8h	DCAN INTPND56	Interrupt Pending 56 Register	<a href="#">Section 24.17.14</a>
BCh	DCAN INTPND78	Interrupt Pending 78 Register	<a href="#">Section 24.17.14</a>
C0h	DCAN MSGVALX	Message Valid X Register	<a href="#">Section 24.17.15</a>
C4h	DCAN MSGVAL12	Message Valid 12 Register	<a href="#">Section 24.17.16</a>
C8h	DCAN MSGVAL34	Message Valid 34 Register	<a href="#">Section 24.17.16</a>
CCh	DCAN MSGVAL56	Message Valid 56 Register	<a href="#">Section 24.17.16</a>
D0h	DCAN MSGVAL78	Message Valid 78 Register	<a href="#">Section 24.17.16</a>
D8h	DCAN INTMUX12	Interrupt Multiplexer 12 Register	<a href="#">Section 24.17.17</a>
DCh	DCAN INTMUX34	Interrupt Multiplexer 34 Register	<a href="#">Section 24.17.17</a>
E0h	DCAN INTMUX56	Interrupt Multiplexer 56 Register	<a href="#">Section 24.17.17</a>
E4h	DCAN INTMUX78	Interrupt Multiplexer 78 Register	<a href="#">Section 24.17.17</a>
100h	DCAN IF1CMD	IF1Command Register	<a href="#">Section 24.17.18</a>
104h	DCAN IF1MSK	IF1 Mask Register	<a href="#">Section 24.17.19</a>
108h	DCAN IF1ARB	IF1 Arbitration Register	<a href="#">Section 24.17.20</a>
10Ch	DCAN IF1MCTL	IF1 Message Control Register	<a href="#">Section 24.17.21</a>
110h	DCAN IF1DATA	IF1 Data A Register	<a href="#">Section 24.17.22</a>
114h	DCAN IF1DATB	IF1 Data B Register	<a href="#">Section 24.17.22</a>
120h	DCAN IF2CMD	IF2 Command Register	<a href="#">Section 24.17.18</a>
124h	DCAN IF2MSK	IF2 Mask Register	<a href="#">Section 24.17.19</a>
128h	DCAN IF2ARB	IF2 Arbitration Register	<a href="#">Section 24.17.20</a>
12Ch	DCAN IF2MCTL	IF2 Message Control Register	<a href="#">Section 24.17.21</a>
130h	DCAN IF2DATA	IF2 Data A Register	<a href="#">Section 24.17.22</a>
134h	DCAN IF2DATB	IF2 Data B Register	<a href="#">Section 24.17.22</a>
140h	DCAN IF3OBS	IF3 Observation Register	<a href="#">Section 24.17.23</a>
144h	DCAN IF3MSK	IF3 Mask Register	<a href="#">Section 24.17.24</a>
148h	DCAN IF3ARB	IF3 Arbitration Register	<a href="#">Section 24.17.25</a>
14Ch	DCAN IF3MCTL	IF3 Message Control Register	<a href="#">Section 24.17.26</a>
150h	DCAN IF3DATA	IF3 Data A Register	<a href="#">Section 24.17.27</a>
154h	DCAN IF3DATB	IF3 Data B Register	<a href="#">Section 24.17.27</a>
160h	DCAN IF3UPD12	IF3 Update Enable 12 Register	<a href="#">Section 24.17.28</a>
164h	DCAN IF3UPD34	IF3 Update Enable 34 Register	<a href="#">Section 24.17.28</a>
168h	DCAN IF3UPD56	IF3 Update Enable 56 Register	<a href="#">Section 24.17.28</a>
16Ch	DCAN IF3UPD78	IF3 Update Enable 78 Register	<a href="#">Section 24.17.28</a>
1E0h	DCAN TIOC	CAN TX IO Control Register	<a href="#">Section 24.17.29</a>
1E4h	DCAN RIOC	CAN RX IO Control Register	<a href="#">Section 24.17.30</a>

### 24.17.1 CAN Control Register (DCAN CTL)

**Figure 24-19. CAN Control Register (DCAN CTL) [offset = 00]**

31	Reserved					26	25	24
	R-0					R/W-0	R/W-0	
23	21	20	19	18	17	16		
	Reserved		DE3	DE2	DE1	IE1	InitDbg	
	R-0		R/W-0	R/W-0	R/W-0	R/W-0	R-0	
15	14	13			10	9	8	
SWR	Reserved	PMD				ABO	IDS	
R/WP-0	R-0	R/W-5h				R/W-0	R/W-0	
7	6	5	4	3	2	1	0	
Test	CCE	DAR	Reserved	EIE	SIE	IE0	Init	
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	

LEGEND: R/W = Read/Write; R = Read only; WP = Write protected by init bit; -n = value after reset

**Table 24-7. CAN Control Register Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	These bits are always read as 0. Writes have no effect.
25	WUBA	0 1	Automatic wake up on bus activity when in local power down mode No detection of a dominant CAN bus level while in local power down mode. Detection of a dominant CAN bus level while in local power down mode is enabled. On occurrence of a dominant CAN bus level, the wake up sequence is started. (Additional information can be found in <a href="#">Section 24.12</a> .) <b>Note:</b> The CAN message, which Initiates the bus activity, cannot be received. This means that the first message received in power down and automatic wake-up mode, will be lost.
24	PDR	0 1	Request for local low power down mode No application request for local low power down mode. If the application has cleared this bit while DCAN in local power down mode, also the Init bit has to be cleared. Local power down mode has been requested by application. The DCAN will acknowledge the local power down mode by setting bit PDA in Error and Status Register. The local clocks will be turned off by DCAN internal logic (Additional information can be found in <a href="#">Section 24.12</a> ).
23-21	Reserved	0	These bits are always read as 0. Writes have no effect.
20	DE3	0 1	Enable DMA request line for IF3 Disabled Enabled <b>Note:</b> A pending DMA request for IF3 remains active until first access to one of the IF3 registers.
19	DE2	0 1	Enable DMA request line for IF2 Disabled Enabled <b>Note:</b> A pending DMA request for IF2 remains active until first access to one of the IF2 registers.
18	DE1	0 1	Enable DMA request line for IF1 Disabled Enabled <b>Note:</b> A pending DMA request for IF1 remains active until first access to one of the IF1 registers.
17	IE1	0 1	Interrupt line 1 Enable Disabled - Module Interrupt DCAN1INT is always low. Enabled - Interrupts will assert line DCAN1INT to one; line remains active until pending interrupts are processed.

**Table 24-7. CAN Control Register Field Descriptions (continued)**

Bit	Field	Value	Description
16	InitDbg	0	Internal Init state while debug access Not in debug mode, or debug mode requested but not entered.
		1	Debug mode requested and internally entered; the DCAN is ready for debug accesses.
15	SWR	0	SW Reset Enable Normal Operation
		1	Module is forced to reset state. This bit will automatically get cleared after execution of SW reset after one VBUSP clock cycle. <b>Note:</b> To execute SW reset the following procedure is necessary: 1. Set Init bit to shut down CAN communication. 2. Set SWR bit additionally to Init bit.
14	Reserved		This bit is always read as 0. Writes have no effect.
13-10	PMD	5h	Parity on/off Parity function disabled
		Others	Parity function enabled
9	ABO	0	Auto-Bus-On Enable The Auto-Bus-On feature is disabled
		1	The Auto-Bus-On feature is enabled
8	IDS	0	Interruption Debug Support Enable When Debug/Suspend mode is requested, DCAN will wait for a started transmission or reception to be completed before entering Debug/Suspend mode
		1	When Debug/Suspend mode is requested, DCAN will interrupt any transmission or reception, and enter Debug/Suspend mode immediately.
7	Test	0	Test Mode Enable Normal Operation
		1	Test Mode
6	CCE	0	Configuration Change Enable The CPU has no write access to the BTR config register
		1	The CPU has write access to the BTR config register (when Init bit is set).
5	DAR	0	Disable Automatic Retransmission Automatic Retransmission of not successful messages enabled.
		1	Automatic Retransmission disabled.
4	Reserved	0	This bit is always read as 0. Writes have no effect.
3	EIE	0	Error Interrupt Enable Disabled - PER, BOff and EWarn bits cannot generate an interrupt.
		1	Enabled - PER, BOff and EWarn bits can generate an interrupt at DCAN0INT line and affect the Interrupt Register.
2	SIE	0	Status Change Interrupt Enable Disabled - WakeUpPnd, RxOk, TxOk and LEC bits cannot generate an interrupt.
		1	Enabled - WakeUpPnd, RxOk, TxOk and LEC can generate an interrupt at DCAN0INT line and affect the Interrupt Register.
1	IE0	0	Interrupt line 0 Enable Disabled - Module Interrupt DCAN0INT is always low.
		1	Enabled - Interrupts will assert line DCAN0INT to one; line remains active until pending interrupts are processed.
0	Init	0	Initialization Normal Operation
		1	Initialization mode is entered

**NOTE:** The Bus-Off recovery sequence (see CAN specification) cannot be shortened by setting or resetting Init bit. If the module goes Bus-Off, it will automatically set the Init bit and stop all bus activities.

When the Init bit is cleared by the application again, the module will then wait for 129 occurrences of Bus Idle (129 \* 11 consecutive recessive bits) before resuming normal operation. At the end of the Bus-Off recovery sequence, the error counters will be reset.

After the Init bit is reset, each time when a sequence of 11 recessive bits is monitored, a Bit0 error code is written to the Error and Status Register, enabling the CPU to check whether the CAN bus is stuck at dominant or continuously disturbed, and to monitor the proceeding of the Bus-Off recovery sequence.

#### 24.17.2 Error and Status Register (DCAN ES)

**Figure 24-20. Error and Status Register (DCAN ES) [offset = 04h]**

31	Reserved							16
R-0								
15	Reserved				11	10	9	8
	R-0				11	R-0	R/C-0	R-0
7	6	5	4	3	2			0
BOff	EWarn	EPass	RxOK	TxOK		LEC		
R-0	R-0	R-0	R/C-0	R/C-0		R/S-7h		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

**Table 24-8. Error and Status Register Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	These bits are always read as 0. Writes have no effect.
10	PDA	0	Local power down mode acknowledge
		1	DCAN is not in local power down mode.
		1	Application request for setting DCAN to local power down mode was successful. DCAN is in local power down mode.
9	WakeUp Pnd	0	Wake Up Pending
		0	This bit can be used by the CPU to identify the DCAN as the source to wake up the system.
		1	No Wake Up is requested by DCAN.
		1	DCAN has initiated a wake up of the system due to dominant CAN bus while module power down. This bit will be reset if Error and Status Register is read.
8	PER	0	Parity Error Detected
		0	No parity error has been detected since last read access.
		1	The parity check mechanism has detected a parity error in the Message RAM. This bit will be reset if Error and Status Register is read.
7	BOff	0	Bus-Off State
		0	The CAN module is not Bus-Off state.
		1	The CAN module is in Bus-Off state.
6	EWarn	0	Warning State
		0	Both error counters are below the error warning limit of 96.
		1	At least one of the error counters has reached the error warning limit of 96.

**Table 24-8. Error and Status Register Field Descriptions (continued)**

Bit	Field	Value	Description
5	EPass	0	Error Passive State On CAN Bus error, the DCAN could send active error frames.
		1	The CAN Core is in the error passive state as defined in the CAN Specification.
4	RxOK	0	Received a message successfully No message has been successfully received since the last time when this bit was read by the CPU. This bit is never reset by DCAN internal events.
		1	A message has been successfully received since the last time when this bit was reset by a read access of the CPU (independent of the result of acceptance filtering). This bit will be reset if Error and Status Register is read.
3	TxOK	0	Transmitted a message successfully No message has been successfully transmitted since the last time when this bit was read by the CPU. This bit is never reset by DCAN internal events.
		1	A message has been successfully transmitted (error free and acknowledged by at least one other node) since the last time when this bit was reset by a read access of the CPU. This bit will be reset if Error and Status Register is read.
2-0	LEC	0	Last Error Code The LEC field indicates the type of the last error on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error.
		1	No Error
		2	Stuff Error: More than five equal bits in a row have been detected in a part of a received message where this is not allowed.
		3	Form Error: A fixed format part of a received frame has the wrong format.
		4	Ack Error: The message this CAN Core transmitted was not acknowledged by another node.
		5	Bit1 Error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant.
		6	Bit0 Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (logical value '0'), but the monitored bus level was recessive. During Bus-Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus-Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).
		7	CRC Error: In a received message, the CRC check sum was incorrect. (CRC received for an incoming message does not match the calculated CRC for the received data).
			No CAN bus event was detected since the last time when CPU has read the Error and Status Register. Any read access to the Error and Status Register re-Initializes the LEC to value '7'.

Interrupts are generated by bits PER, BOff and EWarn (if EIE bit in CAN Control Register is set) and by bits WakeUpPnd, RxOk, TxOk, and LEC (if SIE bit in CAN Control Register is set). A change of bit EPass will not generate an Interrupt.

---


**NOTE:** Reading the Error and Status Register clears the WakeUpPnd, PER, RxOk and TxOk bits and set the LEC to value '7'. Additionally, the Status Interrupt value (8000h) in the Interrupt Register will be replaced by the next lower priority interrupt value.

For debug support, the auto clear functionality of Error and Status Register (clear of status flags by read) is disabled when in Debug/Suspend mode.

---

### 24.17.3 Error Counter Register (DCAN ERRC)

**Figure 24-21. Error Counter Register (DCAN ERRC) [offset = 08h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-9. Error Counter Register Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	These bits are always read as 0. Writes have no effect.
15	RP	0	Receive Error Passive
		1	The Receive Error Counter is below the error passive level. The Receive Error Counter has reached the error passive level as defined in the CAN Specification.
14-8	REC		Receive Error Counter. Actual state of the Receive Error Counter. (values from 0 to 255).
7-0	TEC		Transmit Error Counter. Actual state of the Transmit Error Counter. (values from 0 to 255).

#### 24.17.4 Bit Timing Register (DCAN BTR)

**Figure 24-22. Bit Timing Register (DCAN BTR) [offset = 0Ch]**

31	Reserved								20	19	16	
R-0								BRPE				
15	14	12	11	8	7	6	5	R/WP-0				
Rsvd.	TSeg2		TSeg1	SJW	BRP					0		
R-0	R/WP-2h		R/WP-3h	R/WP-0	R/WP-1h					0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write Protected by CCE bit; -n = value after reset

**Table 24-10. Bit Timing Register Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	These bits are always read as 0. Writes have no effect.
	BRPE	0-Fh	Baud Rate Prescaler Extension. Valid programmed values are 0 to 15. By programming BRPE the Baud Rate Prescaler can be extended to values up to 1024.
15	Reserved	0	This bit is always read as 0. Writes have no effect.
14-12	TSeg2	0-7h	Time segment after the sample point Valid programmed values are 0 to 7. The actual TSeg2 value which is interpreted for the Bit Timing will be the programmed TSeg2 value + 1.
11-8	TSeg1	1h-Fh	Time segment before the sample point Valid programmed values are 1 to 15. The actual TSeg1 value interpreted for the Bit Timing will be the programmed TSeg1 value + 1.
7-6	SJW	0-3h	Synchronization Jump Width Valid programmed values are 0 to 3. The actual SJW value interpreted for the Synchronization will be the programmed SJW value + 1.
5-0	BRP	0-3Fh	Baud Rate Prescaler Value by which the CAN_CLK frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid programmed values are 0 to 63. The actual BRP value interpreted for the Bit Timing will be the programmed BRP value + 1.

**NOTE:** This register is only writable if CCE and Init bits in the CAN Control Register are set.

The CAN bit time may be programmed in the range of 8 to 25 time quanta.

The CAN time quantum may be programmed in the range of 1 to 1024 CAN\_CLK periods.

With a CAN\_CLK of 8 MHz and BRPE = 00, the reset value of 2301h configures the DCAN for a bit rate of 500kBit/s.

For details see [Section 24.3.2.1](#).

### 24.17.5 Interrupt Register (DCAN INT)

**Figure 24-23. Interrupt Register (DCAN INT) [offset = 10h]**

31	24	23	16
Reserved		Int1ID	
R-0		R-0	
15		Int0ID	0
		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-11. Interrupt Register Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	These bits are always read as 0. Writes have no effect.
23-16	Int1ID	0 1h-80h 81h-FFh	Interrupt 1 Identifier (indicates the message object with the highest pending interrupt) No interrupt is pending Number of message object which caused the interrupt. Unused If several interrupts are pending, the CAN Interrupt Register will point to the pending interrupt with the highest priority. The DCAN1INT interrupt line remains active until Int1ID reaches value 0 (the cause of the interrupt is reset) or until IE1 is cleared. A message interrupt is cleared by clearing the message object's IntPnd bit. Among the message interrupts, the message object's interrupt priority decreases with increasing message number.
15-0	Int0ID	0 1h-80h 81h-7FFFh 8000h 8001h-FFFFh	Interrupt Identifier (the number here indicates the source of the interrupt) No interrupt is pending Number of message object which caused the interrupt. Unused Error and Status Register value is not 0x07. Unused If several interrupts are pending, the CAN Interrupt Register will point to the pending interrupt with the highest priority. The DCAN0INT interrupt line remains active until Int0ID reaches value 0 (the cause of the interrupt is reset) or until IE0 is cleared. The Status Interrupt has the highest priority. Among the message interrupts, the message object's interrupt priority decreases with increasing message number.

## 24.17.6 Test Register (DCAN TEST)

**Figure 24-24. Test Register (DCAN TEST) [offset = 14h]**

31	Reserved										16
R-0											
15	Reserved	10	9	8	7	6	5	4	3	2	0
R-0	R/WP-0	R/WP-0	R-U	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R-WP-0	R-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write Protected by Test bit; -n = value after reset; U = Undefined

**Table 24-12. Test Register Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	These bits are always read as 0. Writes have no effect.
9	RDA	0	RAM Direct Access Enable
		1	Normal Operation
		1	Direct access to the RAM is enabled while in Test Mode.
8	EXL	0	External Loop Back Mode
		1	Disabled
		1	Enabled
7	Rx	0	Receive Pin. Monitors the actual value of the CAN_RX pin.
		1	The CAN bus is dominant.
		1	The CAN bus is recessive.
6-5	Tx	0	Control of CAN_TX pin
		1h	Normal operation, CAN_TX is controlled by the CAN Core.
		2h	Sample Point can be monitored at CAN_TX pin.
		3h	CAN_TX pin drives a dominant value.
4	LBack	0	CAN_TX pin drives a recessive value.
		1	Loop Back Mode
		1	Disabled
3	Silent	0	Enabled
		1	Silent Mode
		1	Disabled
2-0	Reserved	0	These bits are always read as 0. Writes have no effect.

For all test modes, the Test bit in CAN Control Register needs to be set to one. If Test bit is set, the RDA, EXL, Tx1, Tx0, LBack and Silent bits are writable. Bit Rx monitors the state of pin CAN\_RX and therefore is only readable. All Test Register functions are disabled when Test bit is cleared.


**NOTE:** The Test Register is only writable if Test bit in CAN Control Register is set.

Setting Tx[1:0] other than '00' will disturb message transfer.

When the internal loop back mode is active (bit LBack is set), bit EXL will be ignored.

### 24.17.7 Parity Error Code Register (DCAN PERR)

**Figure 24-25. Parity Error Code Register (DCAN PERR) [offset = 1Ch]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; U = Undefined

**Table 24-13. Parity Error Code Register Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	These bits are always read as 0. Writes have no effect.
10-8	Word Number	1h-5h	Word number where parity error has been detected RDA word number (1 to 5) of the message object (according to the Message RAM representation in RDA mode, see <a href="#">Section 24.5.4</a> ).
7-0	Message Number	1h-80h	Message object number where parity error has been detected

If a parity error is detected, the PER flag will be set in the Error and Status Register. This bit is not reset by the parity check mechanism; it must be reset by reading the Error and Status Register.

In addition to the PER flag, the Parity Error Code Register will indicate the memory area where the parity error has been detected (message number and word number).

If more than one word with a parity error was detected, the highest word number with a parity error will be displayed.

After a parity error has been detected, the register will hold the last error code until power is removed.

### 24.17.8 Auto-Bus-On Time Register (DCAN ABOTR)

**Figure 24-26. Auto-Bus-On Time Register (DCAN ABOTR) [offset = 80h]**

31	ABO Time	16
R/W-0		
15	ABO Time	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-14. Auto-Bus-On Time Register Field Descriptions**

Bit	Field	Value	Description
31-0	ABO Time	0xFFFF FFFFh	<p>Number of VBUS clock cycles before a Bus-Off recovery sequence is started by clearing the Init bit. This function has to be enabled by setting bit ABO in CAN Control Register.</p> <p>The Auto-Bus-On timer is realized by a 32-bit counter which starts to count down to zero when the module goes Bus-Off.</p> <p>The counter will be reloaded with the preload value of the ABO Time register after this phase.</p>

**NOTE:** On write access to the CAN Control register while Auto-Bus-On timer is running, the Auto-Bus-On procedure will be aborted.

During Debug/Suspend mode, running Auto-Bus-On timer will be paused.

### 24.17.9 Transmission Request X Register (DCAN TXRQ X)

With the Transmission Request X Register, the CPU can detect if one or more bits in the different Transmission Request Registers are set. Each register bit represents a group of eight message objects. If at least one of the TxRqst bits of these message objects are set, the corresponding bit in the Transmission Request X Register will be set.

**Figure 24-27. Transmission Request X Register (DCAN TXRQ X) [offset = 84h]**

31	Reserved	16
	R-0	
15	TxRqstReg8	14
14	TxRqstReg7	13
13	TxRqstReg6	12
12	TxRqstReg5	11
11	TxRqstReg4	10
10	TxRqstReg3	9
9	TxRqstReg2	8
8	TxRqstReg1	7
7		6
6		5
5		4
4		3
3		2
2		1
1		0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Example 1

Bit 0 of the Transmission Request X Register represents byte 0 of the Transmission Request 1 Register. If one or more bits in this byte are set, bit 0 of the Transmission Request X Register will be set.

### 24.17.10 Transmission Request Registers (DCAN TXRQ12 to DCAN TXRQ78)

These registers hold the TxRqst bits of the implemented message objects. By reading out these bits, the CPU can check for pending transmission requests. The TxRqst bit in a specific message object can be set/reset by the CPU via the IF1/IF2 Message Interface Registers, or by the Message Handler after reception of a remote frame or after a successful transmission.

**Figure 24-28. Transmission Request 12 Register [offset = 88h]**

31	TxRqst[32:1]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-29. Transmission Request 34 Register [offset = 8Ch]**

31	TxRqst[64:33]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-30. Transmission Request 56 Register [offset = 90h]**

31	TxRqst[96:65]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-31. Transmission Request 78 Register [offset = 94h]**

31	TxRqst[128:97]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-15. Transmission Request Registers Field Descriptions**

Bit	Name	Value	Description
31-0	TxRqs[128:1]	0	Transmission Request Bits (for all message objects) No transmission has been requested for this message object.
		1	The transmission of this message object is requested and is not yet done.

### 24.17.11 New Data X Register (DCAN NWDAT X)

With the New Data X Register, the CPU can detect if one or more bits in the different New Data Registers are set. Each register bit represents a group of eight message objects. If at least one of the NewDat bits of these message objects are set, the corresponding bit in the New Data X Register will be set.

**Figure 24-32. New Data X Register (DCAN NWDAT X) [offset = 98h]**

31															16														
Reserved																													
R-0																													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
NewDatReg8	NewDatReg7	NewDatReg6	NewDatReg5	NewDatReg4	NewDatReg3	NewDatReg2	NewDatReg1																						
R-0																													

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Equation 1

Bit 0 of the New Data X Register represents byte 0 of the New Data 1 Register. If one or more bits in this byte are set, bit 0 of the New Data X Register will be set.

### 24.17.12 New Data Registers (DCAN NWDAT12 to DCAN NWDAT78)

These registers hold the NewDat bits of the implemented message objects. By reading out these bits, the CPU can check for new data in the message objects. The NewDat bit of a specific message object can be set/reset by the CPU via the IF1/IF2 Interface Register sets, or by the Message Handler after reception of a data frame or after a successful transmission.

**Figure 24-33. New Data 12 Register [offset = 9Ch]**

31	NewDat[32:1]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-34. New Data 34 Register [offset = A0h]**

31	NewDat[64:33]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-35. New Data 56 Register [offset = A4h]**

31	NewDat[96:65]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-36. New Data 78 Register [offset = A8h]**

31	NewDat[128:97]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-16. New Data Registers Field Descriptions**

Bit	Name	Value	Description
31-0	NewDat[128:1]	0	New Data Bits (for all message objects) No new data has been written into the data portion of this message object by the Message Handler since the last time when this flag was cleared by the CPU.

### 24.17.13 Interrupt Pending X Register (DCAN INTPND X)

With the Interrupt Pending X Register, the CPU can detect if one or more bits in the different Interrupt Pending Registers are set. Each bit of this register represents a group of eight message objects. If at least one of the IntPnd bits of these message objects are set, the corresponding bit in the Interrupt Pending X Register will be set.

**Figure 24-37. Interrupt Pending X Register (DCAN INTPND X) [offset = ACh]**

31	16															
Reserved								R-0								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
IntPndReg8	IntPndReg7	IntPndReg6	IntPndReg5	IntPndReg4	IntPndReg3	IntPndReg2	IntPndReg1	R-0								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Example 2

Bit 0 of the Interrupt Pending X Register represents byte 0 of the Interrupt Pending 1 Register. If one or more bits in this byte are set, bit 0 of the Interrupt Pending X Register will be set.

#### **24.17.14 Interrupt Pending Registers (DCAN INTPND12 to DCAN INTPND78)**

These registers hold the IntPnd bits of the implemented message objects. By reading out these bits, the CPU can check for pending interrupts in the message objects. The IntPnd bit of a specific message object can be set/reset by the CPU via the IF1/IF2 Interface Register sets, or by the Message Handler after a reception or a successful transmission.

**Figure 24-38. Interrupt Pending 12 Register [offset = B0h]**

31		0
IntPnd[32:1]		
R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-39. Interrupt Pending 34 Register [offset = B4h]**

31		0
IntPnd[64:33]		
R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-40. Interrupt Pending 56 Register [offset = B8h]**

31		0
IntPnd[96:65]		
R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-41. Interrupt Pending 78 Register [offset = BCCh]**

31		0
IntPnd[128:97]		
R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-17. Interrupt Pending Registers Field Descriptions**

Bit	Name	Value	Description
31-0	IntPnd[128:1]	0	Interrupt Pending Bits (for all message objects) This message object is not the source of an interrupt.

### 24.17.15 Message Valid X Register (DCAN MSGVAL X)

With the Message Valid X Register, the CPU can detect if one or more bits in the different Message Valid Registers are set. Each bit of this register represents a group of eight message objects. If at least one of the MsgVal bits of these message objects are set, the corresponding bit in the Message Valid X Register will be set.

**Figure 24-42. Message Valid X Register (DCAN MSGVAL X) [offset = C0h]**

31	16
Reserved	
R-0	
15	14
13	12
11	10
9	8
7	6
5	4
3	2
1	0
MsgValReg8	MsgValReg7
MsgValReg6	MsgValReg5
MsgValReg4	MsgValReg3
MsgValReg2	MsgValReg1
R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Example 3

Bit 0 of the Message Valid X Register represents byte 0 of the Message Valid 1 Register. If one or more bits in this byte are set, bit 0 of the Message Valid X Register will be set.

#### 24.17.16 Message Valid Registers (DCAN MSGVAL12 to DCAN MSGVAL78)

These registers hold the MsgVal bits of the implemented message objects. By reading out these bits, the CPU can check which message objects are valid. The MsgVal bit of a specific message object can be set/reset by the CPU via the IF1/IF2 Interface Register sets, or by the Message Handler after a reception or a successful transmission.

**Figure 24-43. Message Valid 12 Register [offset = C4h]**

31	MsgVal[32:1]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-44. Message Valid 34 Register [offset = C8h]**

31	MsgVal[64:33]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-45. Message Valid 56 Register [offset = CCh]**

31	MsgVal[96:65]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-46. Message Valid 78 Register [offset = D0h]**

31	MsgVal[128:97]	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-18. Message Valid Registers Field Descriptions**

Bit	Name	Value	Description
31-0	MsgVal[128:1]	0 1	Message Valid Bits (for all message objects) This message object is ignored by the Message Handler. This message object is configured and will be considered by the Message Handler.

### 24.17.17 Interrupt Multiplexer Registers (DCAN INTMUX12 to DCAN INTMUX78)

The IntMux flag determine for each message object, which of the two interrupt lines (DCAN0INT or DCAN1INT) will be asserted when the IntPnd of this message object is set. Both interrupt lines can be globally enabled or disabled by setting or clearing IE0 and IE1 bits in CAN Control Register.

The IntPnd bit of a specific message object can be set or reset by the CPU via the IF1/IF2 Interface Register sets, or by Message Handler after reception or successful transmission of a frame. This will also affect the Int0ID resp Int1ID flags in the Interrupt Register.

**Figure 24-47. Interrupt Multiplexer 12 Register [offset = D8h]**

31	IntMux[32:1]	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-48. Interrupt Multiplexer 34 Register [offset = DCh]**

31	IntMux[64:33]	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-49. Interrupt Multiplexer 56 Register [offset = E0h]**

31	IntMux[96:65]	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-50. Interrupt Multiplexer 78 Register [offset = E4h]**

31	IntMux[128:97]	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-19. Interrupt Multiplexer Registers Field Descriptions**

Bit	Name	Value	Description
31-0	IntMux[127:0]	0	Multiplexes IntPnd value to either DCAN0INT or DCAN1INT interrupt lines. The mapping from the bits to the message objects is as follows: Bit 0 -> last implemented message object. Bit 1 -> message object number 1 Bit 2 -> message object number 2

0 DCAN0INT line is active if corresponding IntPnd flag is one.

1 DCAN1INT line is active if corresponding IntPnd flag is one.

### 24.17.18 IF1/IF2 Command Registers (DCAN IF1CMD, DCAN IF2CMD)

The IF1/IF2 Command Register configure and Initiate the transfer between the IF1/IF2 Register sets and the Message RAM. It is configurable which portions of the message object should be transferred.

A transfer is started when the CPU writes the message number to bits [7:0] of the IF1/IF2 Command Register. With this write operation, the Busy bit is automatically set to '1' to indicate that a transfer is in progress.

After 4 to 14 VBUS clock cycles, the transfer between the Interface Register and the Message RAM will be completed and the Busy bit is cleared. The maximum number of cycles is needed when the message transfer concurs with a CAN message transmission, acceptance filtering, or message storage.

If the CPU writes to both IF1/IF2 Command Registers consecutively (request of a second transfer while first transfer is still in progress), the second transfer will start after the first one has been completed.

**NOTE:** While Busy bit is one, IF1/IF2 Register sets are write protected.

For debug support, the auto clear functionality of the IF1/IF2 Command Registers (clear of DMAactive flag by r/w) is disabled during Debug/Suspend mode.

If an invalid Message Number is written to bits [7:0] of the IF1/IF2 Command Register, the Message Handler may access an implemented (valid) message object instead.

**Figure 24-51. IF1 Command Registers (DCAN IF1CMD) [offset = 100h]**

31									24								
Reserved																	
R-0																	
23	22	21	20	19	18	17	16										
WR/RD	Mask	Arb	Control	ClrIntPnd	TxRqst/NewDat	Data A	Data B										
R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0										
15	14	13						8									
Busy	DMA Active			Reserved													
R-0	R/WP/C-0			R-0													
7									0								
Message Number																	
R/WP-1h																	

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); C = Clear by IF1 Access; -n = value after reset

**Figure 24-52. IF1 Command Registers (CAN IF2CMD) [offset = 120h]**

31									24								
Reserved																	
R-0																	
23	22	21	20	19	18	17	16										
WR/RD	Mask	Arb	Control	ClrIntPnd	TxRqst/NewDat	Data A	Data B										
R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0										
15	14	13						8									
Busy	DMA Active			Reserved													
R-0	R/WP/C-0			R-0													
7									0								
Message Number																	
R/WP-1h																	

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); C = Clear by IF1 Access; -n = value after reset

**Table 24-20. IF1/IF2 Command Register Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved		These bits are always read as 0. Writes have no effect.
23	WR/RD	0	Write/Read
			Direction = Read: Transfer direction is from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 register set
		1	Direction = Write: Transfer direction is from the IF1/IF2 register set to the message object addressed by Message Number (Bits [7:0])
22	Mask	0	Access Mask bits
			Mask bits will not be changed
		1	Direction = Read: The Mask bits (Identifier Mask + MDir + MXtd) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 Register set. Direction = Write: The Mask bits (Identifier Mask + MDir + MXtd) will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0])
21	Arb	0	Access Arbitration bits
			Arbitration bits will not be changed
		1	Direction = Read: The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set Direction = Write: The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0])
20	Control	0	Access Control bits
			Control bits will not be changed
		1	Direction = Read: The Message Control bits will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set Direction = Write: The Message Control bits will be transferred from the IF1/IF2 Register set to the message object addressed by Message Number (Bits [7:0]) <b>Note:</b> If the TxRqst/NewDat bit in this register (Bit [18]) is set, the TxRqst/NewDat bit in the IF1/IF2 Message Control Register will be ignored
19	ClrlntPnd	0	Clear Interrupt Pending bit
			IntPnd bit will not be changed
		1	Direction = Read: Clears IntPnd bit in the message object Direction = Write: This bit is ignored. Copying of IntPnd flag from IF1/IF2 Registers to Message RAM can be controlled by only the Control flag (Bit [20])
18	TxRqst/NewDat	0	Access Transmission Request bit
			Direction = Read: NewDat bit will not be changed. Direction = Write: TxRqst/NewDat bit will be handled according to the Control bit
		1	Direction = Read: Clears NewDat bit in the message object. Direction = Write: Sets TxRqst/NewDat in the message object <b>Note:</b> If a CAN transmission is requested by setting TxRqst/NewDat in this register, the TxRqst/NewDat bits in the message object will be set to '1' and independent of the values in IF1/IF2 Message Control Register. A read access to a message object can be combined with the reset of the control bits IntPnd and NewDat. The values of these bits transferred to the IF1/IF2 Message Control Register always reflect the status before resetting them.
17	Data A	0	Access Data Bytes 0–3
			Data Bytes 0–3 will not be changed
		1	Direction = Read: The Data Bytes 0–3 will be transferred from the message object addressed by the Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set Direction = Write: The Data Bytes 0–3 will be transferred from the IF1/IF2 Register set to the message object addressed by the Message Number (Bits [7:0]) <b>Note:</b> The duration of the message transfer is independent of the number of bytes to be transferred.

**Table 24-20. IF1/IF2 Command Register Field Descriptions (continued)**

Bit	Field	Value	Description
16	Data B	0 1	Access Data Bytes 4–7 Data Bytes 4–7 will not be changed Direction = Read: The Data Bytes 4–7 will be transferred from the message object addressed by the Message Number (Bits [7:0]) to the corresponding IF1/IF2 Register set Direction = Write: The Data Bytes 4–7 will be transferred from the IF1/IF2 Register set to the message object addressed by the Message Number (Bits [7:0]) <b>Note:</b> The duration of the message transfer is independent of the number of bytes to be transferred.
15	Busy	0 1	Busy flag No transfer between IF1/IF2 Register set and Message RAM is in progress Transfer between IF1/IF2 Register set and Message RAM is in progress. This bit is set to 1 after the message number has been written to bits [7:0]. IF1/IF2 Register set will be write-protected. The bit is cleared after read/write action has finished.
14	DMA Active	0 1	Activation of DMA feature for subsequent internal IF1/IF2 update DMA request line is independent of IF1/IF2 activities DMA is requested after completed transfer between IF1/IF2 Register set and Message RAM. The DMA request remains active until the first read or write to one of the IF1/IF2 registers. An exception is a write to Message Number (Bits [7:0]) when DMA Active is 1. <b>Note:</b> Due to the auto reset feature of the DMA Active bit, this bit has to be separately set for each subsequent DMA cycle.
13-8	Reserved		These bits are always read as 0. Writes have no effect.
7-0	Message Number	0x00 0x01-0x80 0x81-0xFF	Number of message object in Message RAM that is used for data transfer Invalid message number Valid message numbers if 128 message objects are implemented Invalid message numbers if 128 message objects are implemented <b>Note:</b> When an invalid message number is written to the IF1/IF2 Command Register which is higher than the last implemented message object number, a modulo addressing will occur. For example, when accessing message object 33 in a DCAN module with 32 message objects only, the message object 1 will be accessed instead.

### 24.17.19 IF1/IF2 Mask Registers (DCAN IF1MSK, DCAN IF2MSK)

The bits of the IF1/IF2 Mask Registers mirror the mask bits of a message object. The function of the relevant message objects bits is described in [Section 24.5.1](#).

**NOTE:** While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write protected.

**Figure 24-53. IF1 Mask Register (DCAN IF1MSK) [offset = 104h]**

31	30	29	28	16
MXtd	MDir	Rsvd.		Msk[28:16]
R/WP-1	R/WP-1	R-1		R/WP-1FFFFh
15				0
			Msk[15:0]	
				R/WP-FFFFh

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); -n = value after reset

**Figure 24-54. IF2 Mask Register (DCAN IF2MSK) [offset = 124h]**

31	30	29	28	16
MXtd	MDir	Rsvd.		Msk[28:16]
R/WP-1	R/WP-1	R-1		R/WP-1FFFFh
15				0
			Msk[15:0]	
				R/WP-FFFFh

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); -n = value after reset

**Table 24-21. IF1/IF2 Mask Register Field Descriptions**

Bit	Field	Value	Description
31	MXtd	0	Mask Extended Identifier The extended identifier bit (IDE) has no effect on the acceptance filtering.
		1	The extended identifier bit (IDE) is used for acceptance filtering. When 11-bit ("standard") identifiers are used for a message object, the identifiers of received Data Frames are written into bits ID[28:18]. For acceptance filtering, only these bits with mask bits Msk[28:18] are considered.
30	MDir	0	Mask Message Direction The message direction bit (Dir) has no effect on the acceptance filtering.
		1	The message direction bit (Dir) is used for acceptance filtering.
29	Reserved		These bits are always read as 1. Writes have no effect.
28-0	Msk[28:0]	0	Identifier Mask The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care).
		1	The corresponding bit in the identifier of the message object is used for acceptance filtering

### 24.17.20 IF1/IF2 Arbitration Registers (DCAN IF1ARB, DCAN IF2ARB)

The bits of the IF1/IF2 Arbitration Registers mirror the arbitration bits of a message object. The function of the relevant message objects bits is described in [Section 24.5.1](#).

**NOTE:** While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write protected.

**Figure 24-55. IF1 Arbitration Register (DCAN IF1ARB) [offset = 108h]**

31	30	29	28	16
MsgVal	Xtd	Dir		ID[28:16]
R/WP-0	R/WP-0	R/WP-0		R/WP-0
15				0
			ID[15:0]	
			R/WP-0	

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); -n = value after reset

**Figure 24-56. IF2 Arbitration Register (DCAN IF2ARB) [offset = 128h]**

31	30	29	28	16
MsgVal	Xtd	Dir		ID[28:16]
R/WP-0	R/WP-0	R/WP-0		R/WP-0
15				0
			ID[15:0]	
			R/WP-0	

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); -n = value after reset

**Table 24-22. IF1/IF2 Arbitration Register Field Descriptions**

Bit	Field	Value	Description
31	MsgVal	0 1	Message Valid  The message object is ignored by the Message Handler.  The message object is used by the Message Handler.  Note: The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit Init in the CAN Control Register. MsgVal must also be reset if the messages object is no longer used in operation. For reconfiguration of message objects during normal operation, see <a href="#">Section 24.7.6</a> and <a href="#">Section 24.7.7</a> .
30	Xtd	0 1	Extended Identifier  The 11-bit ("standard") identifier is used for this message object.  The 29-bit ("extended") identifier is used for this message object.
29	Dir	0 1	Message direction  Direction = Receive: On TxRqst, a Remote Frame with the identifier of this message object is transmitted. On receiving a Data Frame with a matching identifier, this message is stored in this message object.  Direction = Transmit: On TxRqst, the respective message object is transmitted as a Data Frame. On receiving a Remote Frame with a matching identifier, the TxRqst bit of this message object is set (if RmtEn = 1).
28-0	ID[28:0]	ID[28:0] ID[28:18]	Message Identifier  29-bit Identifier ("Extended Frame") 11-bit Identifier ("Standard Frame")

The Arbitration bits ID[28:0], Xtd, and Dir are used to define the identifier and type of outgoing messages and (together with the Mask bits Msk[28:0], MXtd, and MDir) for acceptance filtering of incoming messages.

A received message is stored into the valid message object with matching identifier and Direction = receive (Data Frame) or Direction = transmit (Remote Frame).

Extended frames can be stored only in message objects with Xtd = one, standard frames in message objects with Xtd = zero.

If a received message (Data Frame or Remote Frame) matches more than one valid message objects, it is stored into the one with the lowest message number.

#### 24.17.21 IF1/IF2 Message Control Registers (DCAN IF1MCTL, DCAN IF2MCTL)

The bits of the IF1/IF2 Message Control Registers mirror the message control bits of a message object. The function of the relevant message objects bits is described in [Section 24.5.1](#).

---

**NOTE:** While Busy bit of IF1/IF2 Command Register is one, IF1/IF2 Register Set is write protected.

---

**Figure 24-57. IF1 Message Control Register (DCAN IF1MCTL) [offset = 10Ch]**

IF1 Message Control Register (DCAN IF1MCTL) [offset = 10Ch]														
31	16													
Reserved														
R-0														
15	14	13	12	11	10	9	8							
NewDat	MsgLst	IntPnd	UMask	TxIE	RxE	RmtEn	TxRqst							
R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0							
7	6		4	3			0							
EoB	Reserved			DLC[3:0]										
R/WP-0	R-0			R/WP-0										

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); -n = value after reset

**Figure 24-58. IF2 Message Control Register (DCAN IF2MCTL) [offset = 12Ch]**

IF2 Message Control Register (DCAN IF2MCTL) [offset = 12Ch]														
31	16													
Reserved														
R-0														
15	14	13	12	11	10	9	8							
NewDat	MsgLst	IntPnd	UMask	TxIE	RxE	RmtEn	TxRqst							
R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0							
7	6		4	3			0							
EoB	Reserved			DLC[3:0]										
R/WP-0	R-0			R/WP-0										

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); -n = value after reset

**Table 24-23. IF1/IF2 Message Control Register Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved		These bits are always read as 0. Writes have no effect.
15	NewDat	0	New Data No new data has been written into the data portion of this message object by the Message Handler since the last time this flag was cleared by the CPU.
		1	The Message Handler or the CPU has written new data into the data portion of this message object.
14	MsgLst	0	Message Lost (only valid for message objects with direction = receive) No message lost since the last time when this bit was reset by the CPU.
		1	The Message Handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten.

**Table 24-23. IF1/IF2 Message Control Register Field Descriptions (continued)**

Bit	Field	Value	Description
13	IntPnd	0	Interrupt Pending This message object is not the source of an interrupt.
		1	This message object is the source of an interrupt. The interrupt identifier in the interrupt register will point to this message object if there is no other interrupt source with higher priority.
12	UMask	0	Use Acceptance Mask Mask ignored
		1	Use Mask (Msk[28:0], MXtd, and MDir) for acceptance filtering. If the UMask bit is set to 1, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to 1.
11	TxIE	0	Transmit Interrupt Enable IntPnd will not be triggered after the successful transmission of a frame.
		1	IntPnd will be triggered after the successful transmission of a frame.
10	RxIE	0	Receive Interrupt Enable IntPnd will not be triggered after the successful reception of a frame.
		1	IntPnd will be triggered after the successful reception of a frame.
9	RmtEn	0	Remote Enable At the reception of a Remote Frame, TxRqst is not changed.
		1	At the reception of a Remote Frame, TxRqst is set.
8	TxRqst	0	Transmit Request This message object is not waiting for a transmission.
		1	The transmission of this message object is requested and not yet done.
7	EoB	0	Data Frame has 0–8 data bits Data Frame has 8 data bytes
		1	<b>Note:</b> This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one.
6-4	Reserved		These bits are always read as 0. Writes have no effect.
3-0	DLC[3:0]	0-8	Data Length Code Data Frame has 0–8 data bits.
		9-15	Data Frame has 8 data bytes. <b>Note:</b> The Data Length Code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message.

### 24.17.22 IF1/IF2 Data A and Data B Registers (DCAN IF1DATA/DATB, DCAN IF2DATA/DATB)

The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order.

In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first

**Figure 24-59. IF1 Data A Register (DCAN IF1DATA) [offset = 110h]**

31	24	23	16
	Data 3		Data 2
	R/WP-0		R/WP-0
15	8	7	0
	Data 1		Data 0
	R/WP-0		R/WP-0

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); -n = value after reset

**Figure 24-60. IF1 Data B Register (DCAN IF1DATB) [offset = 114h]**

31	24	23	16
	Data 7		Data 6
	R/WP-0		R/WP-0
15	8	7	0
	Data 5		Data 4
	R/WP-0		R/WP-0

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); -n = value after reset

**Figure 24-61. IF2 Data A Register (DCAN IF2DATA) [offset = 130h]**

31	24	23	16
	Data 7		Data 6
	R/WP-0		R/WP-0
15	8	7	0
	Data 5		Data 4
	R/WP-0		R/WP-0

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); -n = value after reset

**Figure 24-62. IF2 Data B Register (DCAN IF2DATB) [offset = 134h]**

31	24	23	16
	Data 7		Data 6
	R/WP-0		R/WP-0
15	8	7	0
	Data 5		Data 4
	R/WP-0		R/WP-0

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Busy bit); -n = value after reset

### 24.17.23 IF3 Observation Register (DCAN IF3OBS)

The IF3 register set can automatically be updated with received message objects without the need to initiate the transfer from Message RAM by CPU (Additional information can be found in [Section 24.5.1](#)).

The observation flags (Bits [4:0]) in the IF3 Observation register are used to determine, which data sections of the IF3 Interface Register set have to be read in order to complete a DMA read cycle. After all marked data sections are read, the DCAN is enabled to update the IF3 Interface Register set with new data.

Any access order of single bytes or half-words is supported. When using byte or half-word accesses, a data section is marked as completed, if all bytes are read.

---

**NOTE:** If IF3 Update Enable is used and no Observation flag is set, the corresponding message objects will be copied to IF3 without activating the DMA request line and without waiting for DMA read accesses.

---

A write access to this register aborts a pending DMA cycle by resetting the DMA line and enables updating of IF3 Interface Register set with new data. To avoid data inconsistency, the DMA controller should be disabled before reconfiguring IF3 observation register.

The status of the current read-cycle can be observed via status flags (Bits [12:8]).

If an interrupt line is available for IF3, an interrupt will be generated by IF3Upd flag. See the device data sheet to find out if this interrupt source is available

With this, the observation status bits and the IF3Upd bit could be used by the application to realize the notification about new IF3 content in polling or interrupt mode.

**Figure 24-63. IF3 Observation Register (DCAN IF3OBS) [offset = 140h]**

31	Reserved														16
R-0															
15	14	13	12	11	10	9	8	7	5	4	3	2	1	0	
IF3Upd	Reserved	IF3SDB	IF3SDA	IF3SC	IF3SA	IF3SM	Reserved	Reserved	Data B	Data A	Ctrl	Arb	Mask		

R-0      R-0      R-0      R-0      R-0      R-0      R-0      R-0      R/W-0      R/W-0      R/W-0      R/W-0      R/W-0      R/W-0

LEGEND: R/W = Read/Write; R = Read; -n = value after reset

**Table 24-24. IF3 Observation Register Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved		These bits are always read as 0. Writes have no effect.
15	IF3 Upd	0	IF3 Update Data
		1	No new data has been loaded since IF3 was last read
		1	New data has been loaded since IF3 was last read
14-13	Reserved		These bits are always read as 0. Writes have no effect
12	IF3 SDB	0	IF3 Status of Data B read access
		1	All Data B bytes are already read or are not marked to be read
		1	Data B section still has data to read
11	IF3 SDA	0	IF3 Status of Data A read access
		1	All Data A bytes are already read or are not marked to be read
		1	Data A section still has data to read
10	IF3 SC	0	IF3 Status of Control bits read access
		1	All Control section bytes are already read or are not marked to be read
		1	Control section still has data to read

**Table 24-24. IF3 Observation Register Field Descriptions (continued)**

Bit	Field	Value	Description
9	IF3 SA	0	IF3 Status of Arbitration data read access All Arbitration data bytes are already read or are not marked to be read
		1	Arbitration section still has data to read
8	IF3 SM	0	IF3 Status of Mask data read access All Mask data bytes are already read or are not marked to be read
		1	Mask section still has data to read
7-5	Reserved		These bits are always read as 0. Writes have no effect
4	Data B	0	Data B read observation Data B section does not need to be read
		1	Data B section has to be read to enable next IF3 update
3	Data A	0	Data A read observation Data A section does not need to be read
		1	Data A section has to be read to enable next IF3 update
2	Ctrl	0	Ctrl read observation Ctrl section does not need to be read
		1	Ctrl section has to be read to enable next IF3 update
1	Arb	0	Arbitration data read observation Arbitration data does not need to be read
		1	Arbitration data has to be read to enable next IF3 update
0	Mask		Mask data read observation
		0	Mask data does not need to be read
		1	Mask data has to be read to enable next IF3 update

### 24.17.24 IF3 Mask Register (DCAN IF3MSK)

**Figure 24-64. IF3 Mask Register (DCAN IF3MSK) [offset = 144h]**

31	30	29	28	16
MXtd	MDir	Rsvd.		Msk[28:16]
R-1	R-1	R-1		R-1FFFh
15				0
			Msk[15:0]	
				R-FFFFh

LEGEND: R = Read; -n = value after reset

**Table 24-25. IF3 Mask Register Field Descriptions**

Bit	Field	Value	Description
31	MXtd	0	Mask Extended Identifier
		1	The extended identifier bit (IDE) has no effect on acceptance filtering.
			The extended identifier bit (IDE) is used for acceptance filtering
			<b>Note:</b> When 11-bit ("standard") identifiers are used for a message object, the identifiers of received Data Frames are written into bits ID[28:18]. For acceptance filtering, only these bits, together with mask bits Msk[28:18], are considered.
30	MDir	0	Mask Message Direction
		1	The message direction bit (Dir) has no effect on acceptance filtering.
			The message direction bit (Dir) is used for acceptance filtering.
29	Reserved		These bits are always read as 0. Writes have no effect.
28-0	Msk[28:0]	0	Identifier Mask
		1	The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care).
			The corresponding bit in the identifier of the message object is used for acceptance filtering.

### 24.17.25 IF3 Arbitration Register (DCAN IF3ARB)

**Figure 24-65. IF3 Arbitration Register (DCAN IF3ARB) [offset = 148h]**

31	30	29	28	16
MsgVal	Xtd	Dir	ID[28:16]	
R-0	R-0	R-0		R-0
15			ID[15:0]	0
				R-0

LEGEND: R = Read; -n = value after reset

**Table 24-26. IF3 Arbitration Register Field Descriptions**

Bit	Field	Value	Description
31	MsgVal	0	Message Valid
		1	The message object is ignored by the Message Handler.
		1	The message object is to be used by the Message Handler.
			<b>Note:</b> The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit Init in the CAN Control Register. MsgVal must also be reset if the messages object is no longer used in operation. For reconfiguration of message objects during normal operation, see <a href="#">Section 24.7.6</a> and <a href="#">Section 24.7.7</a> .
30	Xtd	0	Extended Identifier
		0	The 11-bit ("standard") identifier is used for this message object.
		1	The 29-bit ("extended") identifier is used for this message object.
29	Dir	0	Message direction
		0	Direction = Receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On receiving a data frame with a matching identifier, the message is stored in this message object.
		1	Direction = Transmit: On TxRqst, the respective message object is transmitted as a data frame. On receiving a remote frame with a matching identifier, the TxRqst bit of this message object is set (if RmtEn = 1).
28-0	ID[28:0]	ID[28:0]	Message Identifier
		ID[28:18]	29-bit Identifier ("Extended Frame")
			11-bit Identifier ("Standard Frame")

### 24.17.26 IF3 Message Control Register (DCAN IF3MCTL)

**Figure 24-66. IF3 Message Control Register (DCAN IF3MCTL) [offset = 14Ch]**

31	Reserved								16
R-0									
15	14	13	12	11	10	9	8		
NewDat	MsgLst	IntPnd	UMask	TxIE	RxE	RmtEn	TxRqst		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
7	6		4	3			0		
EoB	Reserved				DLC[3:0]				
R-0	R-0				R-0				

LEGEND: R = Read; -n = value after reset

**Table 24-27. IF3 Message Control Register Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved		These bits are always read as 0. Writes have no effect.
15	NewDat	0	New Data
		1	No new data has been written into the data portion of this message object by the Message Handler since the last time this flag was cleared by the CPU.
		1	The Message Handler or the CPU has written new data into the data portion of this message object.
14	MsgLst	0	Message Lost (only valid for message objects with direction = receive)
		1	No message lost since the last time when this bit was reset by the CPU.
		1	The Message Handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten.
13	IntPnd	0	Interrupt Pending
		1	This message object is not the source of an interrupt.
		1	This message object is the source of an interrupt. The interrupt identifier in the interrupt register will point to this message object if there is no other interrupt source with higher priority.
12	UMask	0	Use Acceptance Mask
		1	Mask ignored
		1	Use Mask (Msk[28:0], MXtd, and MDir) for acceptance filtering.
			If the UMask bit is set to 1, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to 1.
11	TxIE	0	Transmit Interrupt Enable
		1	IntPnd will not be triggered after the successful transmission of a frame.
		1	IntPnd will be triggered after the successful transmission of a frame.
10	RxE	0	Receive Interrupt Enable
		1	IntPnd will not be triggered after the successful transmission of a frame.
		1	IntPnd will be triggered after the successful transmission of a frame.
9	RmtEn	0	Remote Enable
		1	At the reception of a Remote Frame, TxRqst is not changed.
		1	At the reception of a Remote Frame, TxRqst is set.
8	TxRqst	0	Transmit Request
		1	This message object is not waiting for a transmission.
		1	The transmission of this message object is requested and not yet done.

**Table 24-27. IF3 Message Control Register Field Descriptions (continued)**

Bit	Field	Value	Description
7	EoB	0	End of Block The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block
		1	The message object is a single message object or the last message object in a FIFO Buffer block <b>Note:</b> This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one.
6-4	Reserved		These bits are always read as 0. Writes have no effect.
3-0	DLC[3:0]	0-8 9-15	Data Length Code Data Frame has 0-8 data bits. Data Frame has 8 data bytes. <b>Note:</b> The Data Length Code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message.

#### 24.17.27 IF3 Data A and Data B Registers (DCAN IF3DATA/DATB)

The data bytes of CAN messages are stored in the IF3 registers in the following order.

In a CAN Data Frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first.

**Figure 24-67. IF3 Data A Register (DCAN IF3DATA) [offset = 150h]**

31	24	23	16
Data 3			Data 2
R-0			R-0
15	8	7	0
Data 1			Data 0
R-0			R-0

LEGEND: R = Read; -n = value after reset

**Figure 24-68. IF3 Data B Register (DCAN IF3DATB) [offset = 154h]**

31	24	23	16
Data 7			Data 6
R/WP-0			R/WP-0
15	8	7	0
Data 5			Data 4
R-0			R-0

LEGEND: R = Read; -n = value after reset

### 24.17.28 IF3 Update Enable Registers (DCAN IF3UPD12 to IF3UPD78)

The automatic update functionality of the IF3 register set can be configured for each message object. A message object is enabled for automatic IF3 update, if the dedicated IF3UpdEn flag is set. This means that an active NewDat flag of this message object (for example, due to reception of a CAN frame) will trigger an automatic copy of the whole message object to IF3 register set.

---

**NOTE:** IF3 Update enable should not be set for transmit objects.

---

**Figure 24-69. IF3 Update Enable 12 Register [offset = 160h]**

31	IF3UpdEn[32:1]	0
		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-70. IF3 Update Enable 34 Register [offset = 164h]**

31	IF3UpdEn[64:33]	0
		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-71. IF3 Update Enable 56 Register [offset = 168h]**

31	IF3UpdEn[96:65]	0
		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Figure 24-72. IF3 Update Enable 78 Register [offset = 16Ch]**

31	IF3UpdEn[128:97]	0
		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-28. IF3 Update Control Register Field Descriptions**

Bit	Name	Value	Description
31-0	IF3UpdEn[128:1]	0	IF3 Update Enabled (for all message objects) Automatic IF3 update is disabled for this message object.

### 24.17.29 CAN TX IO Control Register (DCAN TIOC)

The CAN\_TX pin of the DCAN module can be used as general purpose IO pin if CAN function is not needed.

---

**NOTE:** The values of the IO Control registers are only writable if Init bit of CAN Control Register is Cleared.

The OD, Func, Dir and Out bits of the CAN TX IO Control register are forced to certain values when Init bit of CAN Control Register is reset (see bit descriptions).

---

**Figure 24-73. CAN TX IO Control Register (DCAN TIOC) [offset = 1E0h]**

31					19	18	17	16
	Reserved				PU	PD	OD	
	R-0				R/W-D	R/W-D	R/WP-0	
15					4	3	2	1 0
	Reserved				Func	Dir	Out	In
	R-0				R/WP-0	R/WP-0	R/WP-0	R-U

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Init bit); D = Device-dependent; -n = value after reset

**Table 24-29. CAN TX IO Control Register Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved		These bits are always read as 0. Writes have no effect.
18	PU	0 1	CAN_TX Pullup/Pulldown select. This bit is only active when CAN_TX is configured to be an input. CAN_TX Pulldown is selected, when pull logic is active (PD = 0). CAN_TX Pullup is selected, when pull logic is active (PD = 1).
17	PD	0 1	CAN_TX pull disable. This bit is only active when CAN_TX is configured to be an input. CAN_TX pull is active. CAN_TX pull is disabled.
16	OD	0 1	CAN_TX open drain enable. This bit is only active when CAN_TX is configured to be in GIO mode (TIOC.Func = 0). The CAN_TX pin is configured in push/pull mode. The CAN_TX pin is configured in open drain mode. Forced to '0' if Init bit of CAN control register is reset.
15-4	Reserved		These bits are always read as 0. Writes have no effect.
3	Func	0 1	CAN_TX function. This bit changes the function of the CAN_TX pin. CAN_TX pin is in GIO mode. CAN_TX pin is in functional mode (as an output to transmit CAN data). Forced to '1' if Init bit of CAN control register is reset.
2	Dir	0 1	CAN_TX data direction. This bit controls the direction of the CAN_TX pin when it is configured to be in GIO mode only (TIOC.Func = 0). The CAN_TX pin is an input. The CAN_TX pin is an output. Forced to '1' if Init bit of CAN control register is reset.
1	Out	0 1	CAN_TX data out write. This bit is only active when CAN_TX pin is configured to be in GIO mode (TIOC.Func = 0) and configured to be an output pin (TIOC.Dir = 1). The value of this bit indicates the value to be output to the CAN_TX pin. The CAN_TX pin is driven to logic low (0). The CAN_TX pin is at logic high (1). Forced to Tx output of the CAN Core, if Init bit of CAN Control register is reset.

**Table 24-29. CAN TX IO Control Register Field Descriptions (continued)**

Bit	Field	Value	Description
0	In	0 1	CAN_TX data in. The CAN_TX pin is at logic low (0). The CAN_TX pin is at logic high (1). <b>Note:</b> When CAN_TX pin is connected to a CAN transceiver, an external pullup resistor has to be used to ensure that the CAN bus will not be disturbed (for example, while the DCAN module is reset).

#### 24.17.30 CAN RX IO Control Register (DCAN RIOC)

The CAN\_RX pin of the DCAN module can be used as general purpose IO pin if CAN function is not needed.

---

**NOTE:** The values of the IO Control registers are writable only if Init bit of CAN Control Register is Cleared.

The OD, Func and Dir bits of the CAN RX IO Control register are forced to certain values when Init bit of CAN Control Register is reset, see bit description.

---

**Figure 24-74. CAN RX IO Control Register (DCAN RIOC) [offset = 1E4h]**

31	Reserved	R-0	19	18	17	16
			PU	PD	OD	
15	Reserved	R-0	R/W-D	R/W-D	R/WP-0	
			4	3	2	1 0
			R/WP-0	R/WP-0	R/WP-0	R-U

LEGEND: R/W = Read/Write; R = Read; WP = Protected Write (protected by Init bit); D = Device-dependent; -n = value after reset

**Table 24-30. CAN RX IO Control Register Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved		These bits are always read as 0. Writes have no effect.
18	PU	0 1	CAN_RX Pullup/Pulldown select. This bit is only active when CAN_RX is configured to be an input. CAN_RX Pulldown is selected, when pull logic is active (PD = 0). CAN_RX Pullup is selected, when pull logic is active (PD = 0).
17	PD	0 1	CAN_RX pull disable. This bit is only active when CAN_RX is configured to be an input. CAN_RX pull is active. CAN_RX pull is disabled.
16	OD	0 1	CAN_RX open drain enable. This bit is only active when CAN_RX is configured to be in GIO mode (RIOC.Func = 0). The CAN_RX pin is configured in push/pull mode. The CAN_RX pin is configured in open drain mode. Forced to '0' if Init bit of CAN control register is reset.
15-4	Reserved		These bits are always read as 0. Writes have no effect.
3	Func	0 1	CAN_RX function. This bit changes the function of the CAN_RX pin. CAN_RX pin is in GIO mode. CAN_RX pin is in functional mode (as an output to transmit CAN data). Forced to '1' if Init bit of CAN control register is reset.

**Table 24-30. CAN RX IO Control Register Field Descriptions (continued)**

Bit	Field	Value	Description
2	Dir	0 1	CAN_RX data direction. This bit controls the direction of the CAN_RX pin when it is configured to be in GIO mode only (RIOC.Func = 0). The CAN_RX pin is an input. The CAN_RX pin is an output. Forced to '0' if Init bit of CAN control register is reset.
1	Out	0 1	CAN_RX data out write. This bit is only active when CAN_RX pin is configured to be in GIO mode (RIOC.Func = 0) and configured to be an output pin (RIOC.Dir = 1). The value of this bit indicates the value to be output to the CAN_RX pin. The CAN_RX pin is driven to logic low (0). The CAN_RX pin is at logic high (1).
0	In	0 1	CAN_RX data in. The CAN_RX pin is at logic low (0). The CAN_RX pin is at logic high (1). <b>Note:</b> When CAN_RX pin is connected to a CAN transceiver, an external pullup resistor has to be used to ensure that the CAN bus will not be disturbed (for example, while the DCAN module is reset).

## ***Multi-Buffered Serial Peripheral Interface Module (MibSPI) with Parallel Pin Option (MibSPIP)***

This chapter provides the specifications for a 16-bit configurable synchronous multi-buffered multi-pin serial peripheral interface (MibSPI). This chapter also provides the specifications for MibSPI with Parallel Pin Option (MibSPIP). The MibSPI is a programmable-length shift register used for high-speed communication between external peripherals or other microcontrollers.

Throughout this chapter, all references to SPI also apply to MibSPI/MibSPIP, unless otherwise noted.

---

**NOTE:** This chapter describes a superset implementation of the MibSPI/SPI modules that includes features and functionality that may not be available on some devices. Device-specific content that should be determined by referencing the datasheet includes DMA functionality, MibSPI RAM size, number of transfer groups, number of chip selects, parallel mode support, and availability of 5-pin operation (SPIInENA).

---

Topic	Page
25.1 Overview .....	1238
25.2 Operating Modes .....	1239
25.3 Test Features .....	1260
25.4 General-Purpose I/O .....	1262
25.5 Low-Power Mode .....	1262
25.6 Interrupts .....	1263
25.7 DMA Interface .....	1265
25.8 Module Configuration .....	1266
25.9 Control Registers .....	1268
25.10 Multi-Buffer RAM .....	1329
25.11 Parity Memory .....	1335
25.12 MibSPI Pin Timing Parameters .....	1338

## 25.1 Overview

The MibSPI/MibSPIP is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (2 to 16 bits) to be shifted in and out of the device at a programmed bit-transfer rate. Typical applications for the SPI include interfacing to external peripherals, such as I/Os, memories, display drivers, and analog-to-digital converters.

The SPI has the following attributes:

- 16-bit shift register
- Receive buffer register
- 11-bit baud clock generator, supports max up to 20 MHz baud rate
- Serial clock (SPICLK) pin
- 1 SPISOMI/SPISIMO pin for data transfer, with programmable pin direction
- SPI enable (SPIENA) pin
- Up to 4 slave chip select (SPISCS[3:0]) pins.
- SPICLK can be internally-generated (and driven) or received from an external clock source
- Each word transferred can have a unique format
- SPI pins can be used as functional or digital Input/Output pins (GPIOs)

---

**NOTE:** SIMO - Slave In Master Out Pin  
SOMI - Slave Out Master In Pin  
CS - SPI Chip Select Pin  
ENA - SPI Enable Pin.

---

### 25.1.1 Word Format Options

Each word transferred can have a unique format. Several format characteristics are programmable for each word transferred:

- SPICLK frequency
- Character length (2 to 16 bits)
- Phase (with and without delay)
- Polarity (high or low)
- Parity enabled/disabled
- Chip Select(CS) timers for setup and hold
- Shift direction (Most Significant Bit(MSB)- first or Least Significant Bit(LSB)- first)
- Multi-pin parallel modes

### 25.1.2 Multi-buffering (Mib) support

The MibSPI has a programmable buffer memory that enables programmed transmission to be completed without CPU intervention. The buffers are combined in different Transfer Groups (TGs) that can be triggered by external events (timers, Input/Output activity, etc.) or by the internal tick counter. The internal tick counter supports periodic trigger events. Each buffer of the MibSPI can be associated with different DMA channels in different TGs, allowing the user to move data between internal memory and an external slave with minimal CPU interaction.

### 25.1.2.1 Multi-buffer Mode

Multi-buffer Mode is an extension to the SPI. In multi-buffer mode, many extended features are configurable:

- Number of buffers for each peripheral (or data source/destination, up to 128 buffers supported) or group (up to 8 groupings)
- Triggers for each groups, trigger types, trigger sources for individual groups (14 external trigger sources and 1 internal trigger source supported)
- Memory fault detection via an internal parity circuit
- Number of DMA-controlled buffers and number of DMA request channels (up to 8 for each of transmit and receive)
- Number of DMA transfers for each buffer (up to 65536 words for up to 8 buffers)
- Uninterrupted DMA buffer transfer (NOBREAK buffer)

### 25.1.2.2 Compatibility Mode

Compatibility Mode of the MibSPI makes it behave exactly like a standard platform SPI module and ensures full compatibility with other SPIs. All features in compatibility mode of the MibSPI are directly applicable to a SPI. Multi-buffer Mode features are not available in Compatibility Mode.

---

**NOTE:** The SPIDAT0 register is not accessible in the multi-buffer mode of MibSPI. It is only accessible in compatibility mode.

---

### 25.1.3 Transmission Lock (Multi-Buffer Mode Master Only)

Some slave devices require transmission of a command followed by data. In this case the SPI transaction should not be interrupted by another group transfer. The LOCK bit within each buffer allows a consecutive transfer to happen without being interrupted by another higher-priority group transfer.

## 25.2 Operating Modes

The SPI can be configured via software to operate as either a master or a slave. The MASTER bit (SPIGCR1[0]) selects the configuration of the SPISIMO and SPISOMI pins. CLKMOD bit (SPIGCR1[1]) determines whether an internal or external clock source will be used.

The slave chip select ( $\overline{\text{SPISCS}}[3:0]$ ) pins, are used when communicating with multiple slave devices. When a write occurs to SPIDAT1 in master mode, the SPISCS pins are automatically driven to select the specified slave.

Handshaking mechanism, provided by the SPIENA pin, enables a slave SPI to delay the generation of the clock signal supplied by the master if it is not prepared for the next exchange of data.

### 25.2.1 Pin Configurations

The SPI supports data connections as shown in [Table 25-1](#).

---

**NOTE:**

1. When the SPICS[3:0] signals are disabled, the chip-select field in the transmit data is not used.
  2. When the SPIENA signal is disabled, the SPIENA pin is ignored in master mode, and not driven as part of the SPI transaction in slave mode.
-


Table 25-1. Pin Configurations

Pin	Master Mode		Slave Mode	
SPICLK	Drives the clock to external devices		Receives the clock from the external master	
SPISOMI	Receives data from the external slave		Sends data to the external master	
SPISIMO	Transmits data to the external slave		Receives data from the external master	
SPIENA	<b>SPIENA disabled:</b> GIO	<b>SPIENA enabled:</b> Receives ENA signal from the external slave	<b>SPIENA disabled:</b> GIO	<b>SPIENA enabled:</b> Receives ENA signal from the external master
SPICS[3:0]	<b>SPICS disabled:</b> GIO	<b>SPICS enabled:</b> Selects one or more slave devices	<b>SPICS disabled:</b> GIO	<b>SPICS enabled:</b> Receives the CS signal from the external master

### 25.2.2 Data Handling

Figure 25-1 shows the SPI transaction hardware. TXBUF and RXBUF are internal buffers that are intended to improve the overall throughput of data transfer. TXBUF is a transmit buffer, while RXBUF is a receive buffer.

Figure 25-1. SPI Functional Logic Diagram



- 1 This is a representative diagram, which shows three-pin mode hardware.
- 2 TXBUF, RXBUF, and SHIFT\_REGISTER are user-invisible registers.
- 3 SPIDATO0 and SPIDATO1 are user-visible, and are physically mapped to the contents of TXBUF.
- 4 SPISIMO, SPISOMI, SPICLK pin directions depend on the Master or Slave Mode.

### 25.2.2.1 Data Sequencing when SPIDAT0 or SPIDAT1 is Written

- If both the TX shift register and TXBUF are empty, then the data is directly copied to the TX shift register. For devices with DMA, if DMA is enabled, a transmit DMA request (TX\_DMA\_REQ) is generated to cause the next word to be fetched. If transmit interrupts are enabled, a transmitter-empty interrupt is generated.
- If the TX shift register is already full or is in the process of shifting and if TXBUF is empty then the data written to SPIDAT0 / SPIDAT1 is copied to TXBUF and TXFULL flag is set to 1 at the same time.
- When a shift operation is complete, data from the TXBUF (if it is full) is copied into TX shift register and the TXFULL flag is cleared to 0 to indicate that next data can be fetched. A transmit DMA request (if enabled) or a transmitter-empty interrupt (if enabled) is generated at the same time.

### 25.2.2.2 Data Sequencing when All Bits Shifted into RXSHIFT Register

- If both SPIBUF and RXBUF are empty, the received data in RX shift register is directly copied into SPIBUF and the receive DMA request (if enabled) is generated and the receive-interrupt (if enabled) is generated. The RXEMPTY flag in SPIBUF is cleared at the same time.
- If SPIBUF is already full at the end of receive completion, the RX shift register contents is copied to RXBUF. A receive DMA request is generated, if enabled. The receive complete interrupt line remains high.
- If SPIBUF is read by the CPU or DMA and if RXBUF is full, then the contents of RXBUF are copied to SPIBUF as soon as SPIBUF is read. RXEMPTY flag remains cleared, indicating that SPIBUF is still full.
- If both SPIBUF and RXBUF are full, then RXBUF will be overwritten and the RXOVR interrupt flag is set and an interrupt is generated, if enabled.

### 25.2.2.3 Three-Pin Mode

In master mode configuration (MASTER = 1 and CLKMOD = 1), the SPI provides the serial clock on the SPICLK pin. Data is transmitted on the SPISIMO pin and received on the SPISOMI pin (see [Figure 25-2](#)).


Data written to the shift register (SPIDAT0 / SPIDAT1) initiates data transmission on the SPISIMO pin, MSB first. Simultaneously, received data is shifted through the SPISOMI pin into the LSB of the SPIDAT0 register. When the selected number of bits have been transmitted, the received data in the shift register is transferred to the SPIBUF register for the CPU to read. Data is stored right-justified in SPIBUF.

See [Section 25.2.2.1](#) and [Section 25.2.2.2](#) for details about the data handling for transmit and receive operations.

In slave mode configuration (MASTER = 0 and CLKMOD = 0), data shifts out on the SPISOMI pin and in on the SPISIMO pin. The SPICLK pin is used as the input for the serial shift clock, which is supplied from the external network master. The transfer rate is defined by this clock.

Data written to the SPIDAT0 or SPIDAT1 register is transmitted to the network when the SPICLK signal is received from the network master. To receive data, the SPI waits for the network master to send the SPICLK signal and then shifts data on the SPISIMO pin into the RX shift register. If data is to be transmitted by the slave simultaneously, it must be written to the SPIDAT0 or SPIDAT1 register before the beginning of the SPICLK signal.

**Figure 25-2. SPI Three-Pin Operation**



### 25.2.3 Operation with **SPISCS**

In master mode, each chip select signal is used to select a specific slave. In slave mode, chip select signal is used to enable/disable the transfer. Chip-select functionality is enabled by setting one of the SPISCS [3:0] pins as chip selects. It is disabled by setting all SPISCS [3:0] pins as GPIOs in SPIPC0[3:0].


#### Multiple Chip Selects

The **SPISCS** [3:0] pins that are used must be configured as functional pins in the SPIPC0[3:0] register. The default pattern to be put on the **SPISCS** [3:0] when all the slaves are deactivated is set in the SPIDEF register. This pattern allows different slaves with different chip-select polarity to be activated by the SPI.

The master-mode SPI is capable of driving either 0 or 1 as the active value for any **SPISCS**[3:0] output pin. The drive state for **SPISCS**[3:0] pins is controlled by the CSNR field of SPIDAT1. The pattern that is driven will select the slave to which the transmission is dedicated.

In slave mode, the SPI can only be selected by an active value of 0 on any of its selected **SPISCS** input pin.

**Figure 25-3. Operation with **SPISCS****



### 25.2.4 Operation with SPIENA

The SPIENA operates as a WAIT signal pin. For both the slave and the master, the SPIENA pin must be configured to be functional (SPIPC0[8] = 1). In this mode, an active low signal from the slave on the SPIENA pin allows the master SPI to drive the clock pulse stream. A high signal tells the master to hold the clock signal (and delay SPI activity).

If the SPIENA pin is in high-z mode (ENABLE\_HIGHZ = 1), the slave will put SPIENA into the high-impedance once it completes receiving a new character. If the SPIENA pin is in push-pull mode (ENABLE\_HIGHZ = 0), the slave will drive SPIENA to 1 once it completes receiving a new character. The slave will drive SPIENA low again for the next word to transfer, after new data is written to the slave TX shift register.


In master mode (CLKMOD = 1), if the SPIENA pin is configured as functional, then the pin will act as an input pin. If configured as a slave SPI and as functional, the SPIENA pin acts as an output pin.

---

**NOTE:** During a transfer, if a slave-mode SPI detects a deassertion of its chip select before its internal character length counter overflows, then it places SPISOMI and SPIENA (if ENABLE\_HIGHZ bit is set to 1) in high-z mode. Once this condition has occurred, if a SPICLK edge is detected while the chip select is deasserted, then the SPI stops that transfer and sets an DLENERR error flag and generates an interrupt (if enabled).

---

**Figure 25-4. Operation with SPIENA**



### 25.2.5 Five-Pin Operation (Hardware Handshaking)

Five-pin operation combines the functionality of three-pin mode, plus the enable pin and one or more chip select pins. The result is full hardware handshaking. To use this mode, both the SPIENA pin and the required number of SPISCS [3:0] pins must be configured as functional pins.

If the SPIENA pin is in high-z mode (ENABLE\_HIGHZ = 1), the slave SPI will put this signal into the high-impedance state by default. The slave will drive the signal SPIENA low when new data is written to the slave shift register and the slave has been selected by the master (SPISCS is low).

If the SPIENA pin is in push-pull mode (ENABLE\_HIGHZ = 0), the slave SPI drives this pin high by default when it is in functional mode. The slave SPI will drive the SPIENA signal low when new data is written to the slave shift register (SPIDAT0/SPIDAT1) and the slave is selected by the master (SPISCS is low). If the slave is deselected by the master (SPISCS goes high), the slave SPIENA signal is driven high.

---


**NOTE:** Push-pull mode of the SPIENA pin can be used only when there is a single slave in the system. When multiple SPI slave devices are connected to the common SPIENA pin, all of the slaves should configure their SPIENA pins in high-Z mode.

---

In master mode, if the SPISCS pins are configured as functional pins, then the pins will be in output mode. A write to the master's SPIDAT1/SPIDAT0 register will automatically drive the SPISCS signals low. The master will drive the SPISCS signals high again after completing the transfer of the bits of the data.

In slave mode (CLKMOD = 0), the SPISCS pins will act as SPI functional inputs.

**Figure 25-5. SPI Five-Pin Option with SPIENA and SPISCS**



## 25.2.6 Data Formats

To support multiple different types of slaves in one SPI network, four independent data word formats are implemented that allow configuration of individual data word length, polarity, phase, and bit rate. Each word transmitted can select which data format to use via the bits DFSEL[1:0] in its control field from one of the four data word formats. Same data format can be supported on multiple chip selects.

Data formats 0, 1, 2, and 3 can be configured through SPIFMTx control registers.

Each SPI data format includes the standard SPI data format with enhanced features:

- Individually-configurable shift direction can be used to select MSB first or LSB first, whereas the position of the MSB depends on the configured data word length.
- Receive data is automatically right-aligned, independent of shift direction and data word length. Transmit data has to be written right-aligned into the SPI and the internal shift register will transmit according to the selected shift direction and data word length for correct transfer.
- To increase fault detection of data transmission and reception, an odd or even parity bit can be added at the end of a data word. The parity generator can be enabled or disabled individually for each data format. If a received parity bit does not match with the locally calculated parity bit, the parity error flag (PARITYERR) is set and an interrupt is asserted (if enabled).

Since the master-mode SPI can drive two consecutive accesses to the same slave, an 8-bit delay counter is available to satisfy the delay time for data to be refreshed in the accessed slave. The delay counter can be programmed as part of the data format.

CHARLEN[4:0] specifies the number of bits (2 to 16) in the data word. The CHARLEN[4:0] value directs the state control logic to count the number of bits received or transmitted to determine when a complete word is transferred.

Data word length **must** be programmed to the same length for both the **master** and the **slave**. However, when chip selects are used, there may be multiple targets with different lengths in the system.

---

**NOTE:** Data must be right-justified when it is written to the SPI for transmission irrespective of its character length or word length.

---

Figure 25-6 shows how a 12-bit word (0xEC9) needs to be written to the transmit buffer to be transmitted correctly.

**Figure 25-6. Format for Transmitting an 8-Bit Word**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
x	x	x	x	x	x	x	x	1	1	0	0	1	0	0	1

---

**NOTE:** The received data is always stored right-justified regardless of the character length or direction of shifting and is padded with leading 0s when the character length is less than 16 bits.

---

Figure 25-7 shows how a 10-bit word (0x0A2) is stored in the buffer once it is received.

**Figure 25-7. Format for Receiving an 8-Bit Word**

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	0

### 25.2.7 Clocking Modes

**SPICLK** may operate in four different modes, depending on the choice of phase (delay/no delay) and the polarity (rising edge/falling edge) of the clock.


The data input and output edges depend on the values of both POLARITY and PHASE as shown in Table 25-2.

**Table 25-2. Clocking Modes**

POLARITY	PHASE	ACTION
0	0	Data is output on the rising edge of SPICLK. Input data is latched on the falling edge.
0	1	Data is output one half-cycle before the first rising edge of SPICLK and on subsequent falling edges. Input data is latched on the rising edge of SPICLK.
1	0	Data is output on the falling edge of SPICLK. Input data is latched on the rising edge.
1	1	Data is output one half-cycle before the first falling edge of SPICLK and on subsequent rising edges. Input data is latched on the falling edge of SPICLK.


Figure 25-8 to Figure 25-11 illustrate the four possible configurations of **SPICLK** corresponding to each mode. Having four signal options allows the SPI to interface with many different types of serial devices.

**Figure 25-8. Clock Mode with Polarity = 0 and Phase = 0**




Data is output on the rising edge of SPICLK.  
Input data is latched on the falling edge of SPICLK.


**Figure 25-9. Clock Mode with Polarity = 0 and Phase = 1**



Data is output one-half cycle before the first rising edge of SPICLK and on subsequent falling edges of SPICLK  
Input data is latched on the rising edge of SPICLK

**Figure 25-10. Clock Mode with Polarity = 1 and Phase = 0**


Data is output on the falling edge of SPICLK.  
 Input data is latched on the rising edge of SPICLK.

**Figure 25-11. Clock Mode with Polarity = 1 and Phase = 1**


Data is output one-half cycle before the first falling edge of SPICLK and on the subsequent rising edges of SPICLK.  
 Input data is latched on the falling edge of SPICLK.

### 25.2.8 Data Transfer Example

Figure 25-12 illustrates a SPI data transfer between two devices using a character length of five bits.

**Figure 25-12. Five Bits per Character (5-Pin Option)**

SPICLK signal options:

Clock polarity = 0

Clock phase = 0

Clock polarity = 0


Clock phase = 1

Clock polarity = 1

Clock phase = 0

Clock polarity = 1

Clock phase = 1



### 25.2.9 Decoded and Encoded Chip Select (Master Only)

In this device the SPI can connect to up to 4 individual slave devices using chip-selects by routing one wire to each slave. The 4 chip selects in the control field are directly connected to the 4 pins. The default value of each chip select (not active) can be configured via the register CSDEF. During a transmission, the value of the chip select control field (CSNR[7:0]) of the SPIDAT1 register (SPIDAT1[23:16]) is driven on the SPISCS [4:0] pins. When the transmission finishes the default chip-select value (defined by the CSDEF register) is put on the SPISCS [4:0] pins.

The SPI can support more than 4 slaves by using encoded chip selects. To connect the SPI with encoded slaves devices, the CSNR field allows multiple active SPISCS pins at the same time, which enables binary encoded chip selects from 0 to 16. To use encoded chip selects, all four chip select lines have to be connected to each slave device and each slave needs to have a unique chip-select address. The CSDEF register is used to provide the address at which slaves devices are all de-selected.

Users can combine decoded and encoded chip selects. For example,  $n$  SPISCS pins can be used for encoding a  $n$ -bit address and the remaining pins can be connected to decoded-mode slaves.

### 25.2.10 Variable Chip Select Setup and Hold Timing (Master Only)

In order to support slow slave devices a delay counter can be configured to delay data transmission after the chip select is activated. A second delay counter can be configured to delay the chip select deactivation after the last data bit is transferred. Both delay counters are clocked with peripheral clock(VCLK).

If a particular data format specifically does not require these additional set-up or hold times for the chip select pin(s), then they can be disabled in the corresponding SPIFMTx register.

### 25.2.11 Hold Chip-Select Active

Some slave devices require the chip select signal to be held continuously active during several consecutive data word transfers. Other slave devices require the chip select signal to be deactivated between consecutive data word transfers.

CSHOLD is programmable in both master and slave modes of the multi-buffer mode of SPI. However, the meaning of CSHOLD in master mode and slave mode are different.

---

**NOTE:** If the CSHOLD bit is set within the current data control field, the programmed hold time and the following programmed set-up time will not be applied between transactions.

---


#### 25.2.11.1 The CSHOLD Bit in Master Mode

Each word in a master-mode SPI can be individually initialized for one of the two modes via the CSHOLD bit in its control field.

If the CSHOLD bit is set in the control field of a word, the chip select signal will not be deactivated until the next control field is loaded with new chip select information. Since the chip-select is maintained active between two transfers, the chip-select hold delay (T2CDELAY) is not applied at the end of the current transaction, and the chip-select set-up time delay (C2TDELAY) is not applied as well at the beginning of the following transaction. However, the wait delay (WDELAY) will be still applied between the two transactions, if the WDEL bit is set within the control field.

Figure 25-13 shows the SPI pins when a master-mode SPI transfers a word that has its CSHOLD bit set. The chip-select pins will not be deasserted after the completion of this word. If the next word to transmit has the same chip-select number (CSNR) value, the chip select pins will be maintained until the completion of the second word, regardless of whether the CSHOLD bit is set or not.

**Figure 25-13. Typical Diagram when a Buffer in Master is in CSHOLD Mode (SPI-SPI)**



#### 25.2.12 Detection of Slave Desynchronization (Master Only)

When a slave supports generation of an enable signal (ENA), de-synchronization can be detected. With the enable signal a slave indicates to the master that it is ready to exchange data. A de-synchronization can occur if one or more clock edges are missed by the slave. In this case the slave may block the SOMI line until it detects clock edges corresponding to the next data word. This would corrupt the data word of the de-synchronized slave and the consecutive data word. A configurable 8 bit time-out counter, which is clocked with SPICLK, is implemented to detect this slave malfunction. After the transmission has finished (end of last bit transferred: either last data bit or parity bit) the counter is started. If the ENA signal generated by the slave does not become inactive before the counter overflows, the DESYNC flag is set and an interrupt is asserted (if enabled).

---

**NOTE: Inconsistency of Desync Flag in Compatibility Mode MibSPI**

Because of the nature of this error, under some circumstances it is possible for a desync error detected for the previous buffer to be visible in the current buffer. This is due to the fact that receive completion flag/interrupt will be generated when the buffer transfer is completed. But desync will be detected after the buffer transfer is completed. So, if VBUS master reads the received data quickly when an RXINT is detected, then the status flag may not reflect the correct desync condition. This inconsistency in the desync flag is valid only in compatibility mode of MibSPI. In multi-buffer mode, the desync flag is always guaranteed to be for the current buffer.

---

#### 25.2.13 ENA Signal Time-Out (Master Only)

The SPI in master mode waits for the hardware handshake signal (ENA) coming from the addressed slave before performing a data transfer. To avoid stalling the SPI by a non-responsive slave device a time-out value can be configured. If the time-out counter overflows before an active ENA signal is sampled the TIMEOUT flag in the status register SPIFLG is set and the TIMEOUT flag in the status field of the corresponding buffer is set.

---

**NOTE:** When the chip select signal becomes active, no breaks in transmission are allowed. The next arbitration is performed while waiting for the time-out to occur.

---

### 25.2.14 Data-Length Error

A SPI can generate an error flag by detecting any mismatch in length of received or transmitted data and the programmed character length under certain conditions.

**Data-Length Error in Master Mode:** During a data transfer, if the SPI detects a de-assertion of the SPIENA pin (by the slave) while the character counter is not overflowed, then an error flag is set to indicate a data-length error. This can be caused by a slave receiving extra clocks (for example, due to noise on the SPICLK line).

---

**NOTE:** In a master mode SPI, the data length error will be generated only if the SPIENA pin is enabled as a functional pin.

---

**Data-Length Error in Slave Mode:** During a transfer, if the SPI detects a de-assertion of the SPISCS pin before its character length counter overflows, then an error flag is set to indicate a data-length error. This situation can arise if the slave SPI misses one or more SPICLK pulses from the master. This error in slave mode implies that both the transmitted and received data were not complete.

---

**NOTE:** In a slave-mode SPI, the data-length error flag will be generated only if at least one of the SPISCS(x) pins are configured as functional, and are being used for selecting the slave.

---

### 25.2.15 Parallel Mode (*Multiple SIMO/SOMI Support, not available on all devices*)

In order to increase throughput, the parallel mode of the SPI enables the module to send data over more than one data line (Parallel 2, 4 or 8). When parallel mode is used, the data length must be set as 16 bits. Only module MIBSPIP5 supports Parallel Mode.

This feature increases throughput by 2 for 2 pins, by 4 for 4 pins, or by 8 for 8 pins.

Parallel mode supports the following features:

- Scalable data lines (1, 2, 4, 8) per direction. (SOMI and SIMO lines)
- All clock schemes are supported (clock phase and polarity)
- Parity is supported. The parity bit will be transmitted on bit0 of the SIMO/SOMI lines. The receive parity is expected on bit0 of the SOMI/SIMO pins.


Parallel mode can be programmed using the PMODEEx[1:0] bits of SPIPMCTRL register. See [Section 25.9.24](#) for details about this register.

After reset the parallel mode selection bits are cleared (single SIMO/SOMI lines).


### 25.2.15.1 Parallel Mode Block Diagram

Figure 25-14 and Figure 25-15 show the parallel connections to the SPI shift register.

**Figure 25-14. Block Diagram Shift Register, MSB First**



**Figure 25-15. Block Diagram Shift Register, LSB First**



### 25.2.15.2 Parallel Mode Pin Mapping, MSB First

[Table 25-3](#) and [Table 25-4](#) describe the SOMI and SIMO pin mapping when the SPI is used in parallel mode (1, 2, 4, 8) pin mode, MSB first.

---

**NOTE:** MSB-first or LSB-first can be configured using the SHIFTDIRx bit of the SPIFMTx registers.

---

**Table 25-3. Pin Mapping for SIMO Pin with MSB First**

Parallel Mode	Shift Register Bit	SIMO[7:0]
1	15	0
2	15	1
	7	0
4	15	3
	11	2
	7	1
	3	0
8	15	7
	13	6
	11	5
	9	4
	7	3
	5	2
	3	1
	1	0

**Table 25-4. Pin Mapping for SOMI Pin with MSB First**

Parallel Mode	Shift Register Bit	SOMI[7:0]
1	0	0
2	0	0
	8	1
4	0	0
	4	1
	8	2
	12	3
8	0	0
	2	1
	4	2
	6	3
	8	4
	10	5
	12	6
	14	7

### 25.2.15.3 Parallel Mode Pin Mapping, MSB-First, LSB-First

[Table 25-5](#) and [Table 25-6](#) describe the SIMO and SOMI pin mapping when SPI is used in parallel mode (1, 2, 4, 8) pin mode, LSB first.

**Table 25-5. Pin Mapping for SIMO Pin with LSB First**

Parallel Mode	Shift Register Bit	SIMO[7:0]
1	0	0
2	8	1
	0	0
4	12	3
	8	2
	4	1
	0	0
8	14	7
	12	6
	10	5
	8	4
	6	3
	4	2
	2	1
	0	0


**Table 25-6. Pin Mapping for SOMI Pin with LSB First**

Parallel Mode	Shift Register Bit	SOMI[7:0]
1	15	0
2	7	0
	15	1
4	3	0
	7	1
	11	2
	15	3
8	1	0
	3	1
	5	2
	7	3
	9	4
	11	5
	13	6
	15	7


#### 25.2.15.4 2-Data Line Mode (MSB First, Phase 0, Polarity 0)

In 2-data line mode (master mode) the shift register bits 15 and 7 will be connected to the pins SIMO[1] and SIMO[0], and the shift register bits 8 and 0 will be connected to the pins SOMI[1] and SOMI[0] or vice versa in slave mode. After writing to the SPIDAT0/SPIDAT1 register, the bits 15 and 7 will be output on SIMO[1] and SIMO[0] on the rising edge of SPICLK. With the falling clock edge of SPICLK, the received data on SOMI[1] and SOMI[0] will be latched to the shift register bits 8 and 0. The subsequent rising edge of SPICLK will shift the data in the shift register by 1 bit to the left. ( SIMO[1] will shift the data out from bit 15 to 8, SIMO[0] will shift the data out from bit 7 to 0). After eight SPICLK cycles, when the full data word is transferred, the shift register (16 bits) is copied to the receive buffer, and the RXINT flag will be set. [Figure 25-16](#) shows the clock /data diagram of the 2-data line mode. [Figure 25-17](#) shows the timing of a two-pin parallel transfer.

**Figure 25-16. 2-data Line Mode (Phase 0, Polarity 0)**



**Figure 25-17. Two-Pin Parallel Mode Timing Diagram (Phase 0, Polarity 0)**




### 25.2.15.5 4-Data Line Mode (MSB First, Phase 0, Polarity 0)


In 4-data line mode (master mode) the shift register bits 15, 11, 7, and 3 will be connected to the pins SIMO[3], SIMO[2], SIMO[1], and SIMO[0], and the shift register bits 12, 8, 4, and 0 will be connected to the pins SOMI[3], SOMI[2], SOMI[1], and SOMI[0] (or vice versa in slave mode). After writing to SPIDAT1/SPIDAT0, the bits 15, 11, 7, and 3 will be output on SIMO[3], SIMO[2], SIMO[1], and SIMO[0] on the rising edge of SPICLK. With the falling clock edge of the SPICLK, the received data on SOMI[3], SOMI[2], SOMI[1] and SOMI[0] will be latched to shift register bits 12, 8, 4, and 0. The subsequent rising edge of SPICLK will shift data in the shift register by 1 bit to the left (SIMO[3] will shift the data out from bit 15 to 12, SIMO[2] will shift the data out from bit 11 to 8, SIMO[1] will shift the data out from bit 7 to 4, SIMO[0] will shift the data out from bit 3 to 0). After four SPICLK cycles, when the full data word is transferred, the shift register (16 bits) is copied to the receive buffer, and the RXINT flag will be set.

[Figure 25-18](#) shows the clock/data diagram of the four-data line mode. [Figure 25-19](#), shows the timing diagram for four-data line mode.

**Figure 25-18. 4-Data Line Mode (Phase 0, Polarity 0)**



**Figure 25-19. 4 Pins Parallel Mode Timing Diagram (Phase 0, Polarity 0)**




### 25.2.15.6 8-Data Line Mode (MSB First, Phase 0, Polarity 0)

In 8-data line mode (master mode) the shift register bits 15, 13, 11, 9, 7, 5 and 3 will be connected to the pins SIMO[7], SIMO[6], SIMO[5], SIMO[4], SIMO[3], SIMO[2], SIMO[1], and SIMO[0], and the shift-register bits 14, 12, 10, 8, 6, 4, and 0 will be connected to the pins SOMI[7], SOMI[6], SOMI[5], SOMI[4], SOMI[3], SOMI[2], SOMI[1], and SOMI[0] (or vice versa in slave mode).

After writing to SPIDAT0/SPIDAT1, the bits 15, 13, 11, 9, 7, 5, 3, and 1 will be output on SIMO[7], SIMO[6], SIMO[5], SIMO[4], SIMO[3], SIMO[2], SIMO[1], and SIMO[0], on the rising edge of SPICLK. On the falling clock edge of the SPICLK, the received data on SOMI[8], SOMI[7], SOMI[6], SOMI[5], SOMI[4], SOMI[3], SOMI[2], SOMI[1], and SOMI[0] will be latched to the shift register bits 14, 12, 10, 8, 6, 4, 2, and 0.


The subsequent rising edge of SPICLK will shift the data in the shift register by one bit to the left. After two SPICLK cycles, when the full data word is transferred the shift register (16 bits) is copied to the receive buffer, and the RXINT flag will be set. [Figure 25-20](#) shows the clock/data diagram of the 8-data line mode. [Figure 25-21](#) shows the pin timings for 8-data line mode.

**Figure 25-20. Eight-data Line Mode (Phase 0, Polarity 0)**



**NOTE: Parity Support**

Using the parity support in parallel mode may seriously affect throughput. For an eight-line mode to transfer 16 bits of data, only two SPICLK pulses are enough. If parity is enabled, one extra SPICLK pulse will be used to transfer and receive the parity bit. Parity will be transmitted and received on the 0th line regardless of 1/2/4/8-line modes. During the parity bit transfer, other data bits are not valid.

**Figure 25-21. 8 Pins Parallel Mode Timing Diagram (Phase 0, Polarity 0)**



---

**NOTE:** Modulo Count Parallel Mode is not supported in this device.

---

### 25.2.16 Continuous Self-Test (Master/Slave)

During data transfer, the SPI compares its own internal transmit data with its transmit data on the bus. The sample point for the compare is at one-half SPI clock after transmit point. If the data on the bus does not match the expected value, the bit-error (BITERR) flag is set and an interrupt is asserted if enabled.

---

**NOTE:** The compare is made from the output pin using its input buffer.

---

### 25.2.17 Half Duplex Mode

SPI by protocol is Full Duplex in nature, which means simultaneous TX & RX operations happen on two separate data pins SIMO and SOMI. However, it is possible to use SPI/MibSPI to do the TX-only operation alone (ignoring the RX data), and RX-only operation (using dummy TX data and ignoring the TX pin). But this will require that both SOMI & SIMO lines are bonded out in a chip to be able to support both TX-only or RX-only features.

#### 25.2.17.1 Half Duplex Mode in Master

The Half Duplex Mode gives an additional flexibility to use the SIMO pin which is normally used TX pin in Master mode to work like an RX pin while the HDUPLEX\_ENAx bit is set to '1'. In Half Duplex Master mode, SIMO pin itself acts as an RX pin. Switching between Full Duplex and Half Duplex can be achieved using the SPIFMTx registers being selected using the DFSEL[1:0] bits of SPIDATx or TXRAM locations.

#### 25.2.17.2 Half Duplex Mode in Slave

In case of Slave mode, the SIMO pin which is normally an RX pin, will act as a TX pin while the HDUPLEX\_ENAx bit is set to '1'. In Half Duplex Slave mode, SIMO pin itself acts as a TX pin. Switching between Full Duplex and Half Duplex can be achieved using the SPIFMTx registers being selected using the DFSEL[1:0] bits of SPIDATx or TXRAM locations.

## 25.3 Test Features

### 25.3.1 Internal Loop-Back Test Mode (Master Only)

The internal loop-back self-test mode can be utilized to test the SPI transmit and receive paths, including the shift registers, the SPI buffer registers, and the parity generator. In this mode the transmit signal is internally feedback to the receiver, whereas the SIMO, SOMI, and CLK pin are disconnected; that is, the transmitted data is internally transferred to the corresponding receive buffer while external signals remain unchanged.

This mode allows the CPU to write into the transmit buffer, and check that the receive buffer contains the correct transmit data. If an error occurs the corresponding error is set within the status field.

---

**NOTE:** This mode cannot be changed during transmission.

---

### 25.3.2 Input/Output Loopback Test Mode

Input/Output Loopback Test mode supports the testing of all Input/Output pins without the aid of an external interface. Loopback can be configured as either analog-loopback (loopback through the pin-level input/output buffers) or digital loopback (internal to the SPI module). With Input/Output Loopback, all functional features of the SPI can be tested. Transmit data is fed back through the receive-data line(s). See [Figure 25-22](#) for a diagram of the types of feedback available. The IOLPBKTSTCR register defines all of the available control fields.

In loopback mode, it is also possible to induce various error conditions. See [Section 25.9.42](#) for details of the register field controlling these features.

In Input/Output loopback test modes, even when the module is in slave mode, the SPICLK is generated internally. This SPICLK is used for all loopback-mode SPI transactions. Slave-mode features can be tested without the help of another master SPI, using the internally-generated SPICLK. Chip selects are also generated by the slave itself while it is in Input/Output loopback mode.

In Input/Output loopback test modes, if the module is in master mode, the nENA signal is also generated by internal logic so that an external interface is not required.


---

**NOTE: Usage Guideline for Input/Output Loopback**

Input/Output Loopback mode should be used with caution because, in some configurations, even the receive pins will be driven with transmit data. During testing, it should be ensured that none of the SPI pins are driven by any other device connected to them. Otherwise, if analog loopback is selected in I/O Loopback mode, then testing may damage the device.

---

**Figure 25-22. I/O Paths during I/O Loopback Modes**



1 This diagram is intended to illustrate loopback paths and therefore may omit some normal-mode paths.

### 25.3.2.1 IO Loopback Mode Operation in Slave Mode

In multi-buffer slave mode, there are some additional requirements for using I/O loopback mode (IOLPBK). In multi-buffer slave mode, the chip-select pins are the triggers for various TGs. Enabling the IOLPBK mode by writing 0xA to the IOLPBTSTENA bits of the IOLPBKTSTCR register triggers TG0 by driving SPISCS[3:0] to 0x0. The actual number of chip selects can be programmed to have any or all of the SPISCS pins as functional. All other configurations should be completed before enabling the IOLPBK mode in multi-buffer slave mode since it triggers TG0.

After the first buffer transfer is completed, the CSNR[3:0] field of the current buffer is used to trigger the next buffer. So, if multiple TGs are desired to be tested, then the CSNR field of the final buffer in each TG should hold the number of the next TG to be triggered. As long as TG boundaries are well defined and are enabled, the completion of one TG will trigger the next TG.

To stop the transfer in multi-buffer slave mode in I/O Loopback configuration, either IOLPBK mode can be disabled by writing 0x5 to the IOLPBTSTENA bits or all of the TGs can be disabled.

## 25.4 General-Purpose I/O

All of the SPI pins may be programmed via the SPIPCx control registers to be either functional or general-purpose I/O pins.

If the SPI function is to be used, application software must ensure that at least the SPICLK pin and the SOMI and/or SIMO pins are configured as SPI functional pins, and not as GIO pins, or else the SPI state machine will be held in reset, preventing SPI transactions.

SPI pins support:

- internal pull-up resistors
- internal pull-down resistors
- open-drain or push-pull mode

## 25.5 Low-Power Mode

The SPI can be put into either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SPI. During global low-power mode, all clocks to the SPI are turned off, making the module completely inactive.

Local low-power mode is asserted by setting the POWERDOWN (SPIGCR1[8]) bit; setting this bit stops the clocks to the SPI internal logic and registers. Setting the POWERDOWN bit causes the SPI to enter local low-power mode and clearing the POWERDOWN bit causes SPI to exit from local low-power mode. All registers remain accessible during local power-down mode, since the clock to the SPI registers is temporarily re-enabled for each access. RAM buffers are also accessible during low power mode.

---

**NOTE:** Since entering a low-power mode has the effect of suspending all state-machine activities, care must be taken when entering such modes to ensure that a valid state is entered when low-power mode is active. Application software must ensure that a low power mode is not entered during a data transfer.

---

## 25.6 Interrupts

There are two levels of vectorized interrupts supported by the SPI. These interrupts can be caused under the following circumstances:

- Transmission error
- Receive overrun
- Receive complete (receive buffer full)
- Transmit buffer empty

These interrupts may be enabled or disabled via the SPIINT0 register.

During transmission, if one of the following errors occurs: BITERR, DESYNC, DLENERR, PARITYERR, or TIMEOUT, the corresponding bit in the SPIFLG register is set. If the corresponding enable bit is set, then an interrupt is generated. The level of all the above interrupts is set by the bit fields in the SPILVL register.

The error interrupts are enabled and prioritized independently from each other, but the interrupt generated will be the same if multiple errors are enabled on the same level. The SPIFLG register should be used to determine the actual cause of an error.

---

**NOTE:** Since there are two interrupt lines, one each for Level 0 and Level 1, it is possible for a programmer to separate out the interrupts for receive buffer full and transmit buffer empty. By programming one to Level 0 and the other to Level 1, it is possible to avoid a check on whether an interrupt occurred for transmit or for receive. A programmer can also choose to group all of the error interrupts into one interrupt line and both TX-empty and RX-full interrupts into another interrupt line using the LVL control register. In this way, it is possible to separate error-checking from normal data handling.

---

### 25.6.1 Interrupts in Multi-Buffer Mode

In multi-buffer mode, the SPI can generate interrupts on two levels.

In normal multi-buffer operation, the receive and transmit are not used and therefore the enable bits of SPIINT0 are not used.


The interrupts available in multi-buffer mode are:

- Transmission error interrupt
- Receive overrun interrupt
- TG suspended interrupt
- TG completed interrupt

When a TG has finished and the corresponding enable bit in the TGINTENA register is set, a transfer-finished interrupt is generated. The level of priority of the interrupt is determined by the corresponding bit in the TGINTLVL register.

When a TG is suspended by a buffer that has been set as suspend to wait until TXFULL flag or/and RXEMPTY flag are set, and if the corresponding bit in the TGINTENA register is set, an transfer-suspended interrupt is generated. The level of priority of the interrupt is determined by the corresponding bit in the TGINTLVL register.


Figure 25-23 illustrates the TG interrupts.

**Figure 25-23. TG Interrupt Structure**


During transmission, if one of the following errors occurs, BITERR, DESYNC, PARITYERR, TIMEOUT, DLENERR, the corresponding flag in the SPIFLG register is set. If the enable bit is set, then an interrupt is generated. The level of the interrupts could be generated according to the bit field in SPILVL register.

The RXOVRN interrupt is generated when a buffer in the RXRAM is overwritten by a new received word. While writing newly received data to a RXRAM location, if the RXEMPTY bit of the corresponding location is 0, then the RXOVR bit will be set to 1 during the write operation, so that the buffer starts to indicate an overrun. This RXOVR flag is also reflected in SPIFLG register as RXOVRNINTFLG and the corresponding vector number is updated in TGINTVECT0/TGINTVECT1 register. If an overrun interrupt is enabled, then an interrupt will be generated indicating an overrun condition.

The error interrupts are enabled and prioritized independently from each other, but the vector generated by the SPI will be the same if multiple errors are enabled on the same level.

**Figure 25-24. SPIFLG Interrupt Structure**


Since the priority of an error interrupt is lower than a completion/suspend interrupt for a TG, the interrupts can be split into two levels. By programming all the error interrupts into Level 0 and TG-complete / TG-suspend interrupts into Level 1, it is possible to get a clear indication of the source of error interrupts. However, when a vector register shows an error interrupt, the actual buffer for which the error has occurred is not readily identifiable. Since each buffer in the multi-buffer RAM is stored along with its individual status flags, each buffer should be read until a buffer with any error flag set is found.

A separate interrupt line is provided to indicate the uncorrectable error condition in the MibSPI. This line is available (and valid) only in the multi-buffer mode of the MibSPI module and if the parity error detection feature for multi-buffer RAM is enabled.

## 25.7 DMA Interface

In order to reduce CPU overhead in handling SPI message traffic on a character-by-character basis, SPI can use the DMA controller to transfer the data. The DMA request enable bit (DMA REQ EN) controls the assertion of requests to the DMA controller module. When a character is being transmitted or received, the SPI will signal the DMA via the DMA request signals, TX\_DMA\_REQ and RX\_DMA\_REQ. The DMA controller will then perform the required data transfer.

For efficient behavior during DMA operations, the transmitter empty and receive-buffer full interrupts can be disabled. For specific DMA features, see the DMA controller specification.

The SPI generates a request on the TX\_DMA\_REQ line each time the TX data is copied to the TX shift register either from the TXBUF or from peripheral data bus (when TXBUF is empty).

The first TX\_DMA\_REQ pulse is generated when either of the following is true:

- DMA REQ EN (SPIINT0[16]) is set to 1 while SPIEN (SPIGCR1[24]) is already 1.
- SPIEN (SPIGCR1[24]) is set to 1 while DMA REQ EN (SPIINT0[16]) is already 1.

The SPI generates a request on the RX\_DMA\_REQ line each time the received data is copied to the SPIBUF.


### 25.7.1 DMA in Multi-Buffer Mode

The MibSPI provides sophisticated programmable DMA control logic that completely eliminates the necessity of CPU intervention for data transfers, once programmed. When the multi-buffer mode is used, the DMA enable bit in the SPIINT0 register is ignored. DMA source or destination should be only the multi-buffer RAM and not SPIDAT0 / SPIDAT1 or SPIBUF register as in case of compatibility mode DMA.

The MibSPI offers up to eight DMA channels (for SEND and RECEIVE). All of the DMA channels are programmable individually and can be hooked to any buffer. The MibSPI provides up to 16 DMA request lines, and DMA requests from any channel can be programmed to be routed through any of these 16 lines. A DMA transfer can trigger both transmit and receive.

Each DMA channel has the capability to transfer a block of up to 32 data words without interruption using only one buffer of the array by configuring the DMAxCTRL register. Using the DMAxCOUNT and DMACTNTLEN register, up to 65535 (64K) words of data can be transferred without any interruption using just one buffer of the array. This enables the transfer of memory blocks from or into an external SPI memory.

**Figure 25-25. DMA Channel and Request Line (Logical) Structure in Multibuffer Mode**



## 25.8 Module Configuration

MibSPI/MibSPIP can be configured to function as Normal SPI and Multibuffered SPI. Upon power-up or a system-level reset, each bit in the module registers is set to a default state. The registers are writable only after the RESET bit is set to 1.

### 25.8.1 Compatibility(SPI) Mode Configuration

The following list details the configuration steps that software should perform prior to the transmission or reception of data. As long as SPIENA is held low the entire time that the SPI is being configured, the order in which the registers are programmed is not important.

- Enable SPI by setting RESET bit.
- Configure the SIMO, SOMI, CLK and optional CSx, ENA pins for SPI functionality by setting the corresponding bit in SPIPC0 register.
- Configure the module to function as Master or Slave using CLKMOD and MASTER bits.
- Configure the required SPI data format using SPIFMTx register.
- If the module is selected to function as Master, the delay parameters can be configured using SPIDELAY register.
- Enable the Interrupts using SPIINT0 register if required.
- Select the CS to be used by setting CSNR bits in SPIDAT1 register.
- Configure CSHOLD and WDEL bits in SPIDAT1 register if required.
- Select the Data word format by setting DFSEL bits. Select the Number of the configured SPIFMTx register ( 0 to 3 ) to used for the communication.
- Set LOOPBACK bit to connect the transmitter to the receiver internally. (This feature is used to perform a self-test. Do not configure for normal communication to external devices).
- Set SPIENA to 1 after the SPI is configured.
- Perform Transmit and receive data, using SPIDAT1 and SPIBUF register.
- User must wait for TXFULL to reset or TXINT before writting next data to SPIDAT1 register.
- User must wait for RXEMPTY to reset or RXINT before reading the data from SPIBUF register.

## 25.8.2 MibSPI Mode Configuration

The following list details the configuration steps that software should perform prior to the transmission or reception of data in MIBSPI mode. As long as SPIENA is held low the entire time that the SPI is being configured, the order in which the registers are programmed is not important.

- Enable SPI by setting RESET bit.
- Set MSPIENA to 1 to get access to multi-buffer mode registers.
- Configure the SIMO, SOMI, CLK and optional CSx, ENA pins for SPI functionality by setting the corresponding bit in SPIPC0 register.
- Configure the module to function as Master or Slave using CLKMOD and MASTER bits.
- Configure the required SPI data format using SPIFMTx register.
- If the module is selected to function as Master, the delay parameters can be configured using SPIDELAY register.
- Check for BUFINITACTIVE bit to be active before configuring MIBSPI RAM. (From Device Power On it take Number of Buffers \* Peripheral clock period to initialize complete RAM.)
- Enable the Transfer Group interrupts using TGITENST register if required.
- Enable error interrupts using SPIINT0 register if required.
- Set SPIENA to 1 after the SPI is configured.
- The Trigger Source, Trigger Event, Transfer Group start address for the corresponding Transfer groups can be configured using the corresponding TGxCTRL register.
- Configure LPEND to specify the end address of the last TG.
- Similar to SPIDAT1 register 16 Bit Control fields in every TXRAM buffer in the TG has to be configured.
- Configure one of the eight BUFMODE available for each buffer.
- Fill the datas to be transmitted in TXDATA field in TXRAM buffers.
- Configure TGENA bit to enable the required Transfer groups. (In case of Trigger event always setting TGENA will trigger the transfer group).
- At the occurrence of the correct trigger event the Transfer group will be triggered and data gets transmitted and received one after the other with out any CPU intervention.
- User can poll Transfer-group interrupt flag or wait for a transfer-completed interrupt to read and write new data to the buffers.

## 25.9 Control Registers

This section describes the SPI control, data, and pin registers. The registers support 8-bit, 16-bit and 32-bit writes. The offset is relative to the associated base address of this module in a system. The base address for the control registers can be found in the device data sheet.

---

**NOTE:** TI highly recommends that write values corresponding to the reserved locations of registers be maintained as 0 consistently. This allows future enhancements to use these reserved bits as control bits without affecting the functionality of the module with any older versions of software.

---


**Table 25-7. SPI Registers**

Offset	Acronym	Register Description	Section
00	SPIGCR0	SPI Global Control Register 0	<a href="#">Section 25.9.1</a>
04h	SPIGCR1	SPI Global Control Register 1	<a href="#">Section 25.9.2</a>
08h	SPIINT0	SPI Interrupt Register	<a href="#">Section 25.9.3</a>
0Ch	SPILVL	SPI Interupt Level Register	<a href="#">Section 25.9.4</a>
10h	SPIFLG	SPI Flag Register	<a href="#">Section 25.9.5</a>
14h	SPIPC0	SPI Pin Control Regiister 0	<a href="#">Section 25.9.6</a>
18h	SPIPC1	SPI Pin Control Regiister 1	<a href="#">Section 25.9.7</a>
1Ch	SPIPC2	SPI Pin Control Regiister 2	<a href="#">Section 25.9.8</a>
20h	SPIPC3	SPI Pin Control Regiister 3	<a href="#">Section 25.9.9</a>
24h	SPIPC4	SPI Pin Control Regiister 4	<a href="#">Section 25.9.10</a>
28h	SPIPC5	SPI Pin Control Regiister 5	<a href="#">Section 25.9.11</a>
2Ch	SPIPC6	SPI Pin Control Regiister 6	<a href="#">Section 25.9.12</a>
30h	SPIPC7	SPI Pin Control Regiister 7	<a href="#">Section 25.9.13</a>
34h	SPIPC8	SPI Pin Control Regiister 8	<a href="#">Section 25.9.14</a>
38h	SPIDATO	SPI Transmit Data Register 0	<a href="#">Section 25.9.15</a>
3Ch	SPIDAT1	SPI Transmit Data Register 1	<a href="#">Section 25.9.16</a>
40h	SPIBUF	SPI Receive Buffer Register	<a href="#">Section 25.9.17</a>
44h	SPIEMU	SPI Emulation Register	<a href="#">Section 25.9.18</a>
48h	SPIDELAY	SPI Delay Register	<a href="#">Section 25.9.19</a>
4Ch	SPIDEF	SPI Default Chip Select Register	<a href="#">Section 25.9.20</a>
50h-5Ch	SPIFMT	SPI Data Format Registers	<a href="#">Section 25.9.21</a>
60h	INTVECT0	Interrupt Vector 0	<a href="#">Section 25.9.22</a>
64h	INTVECT1	Interrupt Vector 1	<a href="#">Section 25.9.23</a>
6Ch	SPIPMCTRL	Parallel/Modulo Mode Control Register	<a href="#">Section 25.9.24</a>
70h	MIBSPIE	Multi-buffer Mode Enable Register	<a href="#">Section 25.9.25</a>
74h	TGITENST	TG Interrupt Enable Set Register	<a href="#">Section 25.9.26</a>
78h	TGITENCR	TG Interrupt Enable Clear Register	<a href="#">Section 25.9.27</a>
7Ch	TGITLVST	Transfer Group Interrupt Level Set Register	<a href="#">Section 25.9.28</a>
80h	TGITLVCR	Transfer Group Interrupt Level Clear Register	<a href="#">Section 25.9.29</a>
84h	TGINTFLG	Transfer Group Interrupt Flag Register	<a href="#">Section 25.9.30</a>
88h-8Ch	Reserved	Reserved	
90h	TICKCNT	Tick Count Register	<a href="#">Section 25.9.31</a>
94h	LTGPEND	Last TG End Pointer	<a href="#">Section 25.9.32</a>
98h-D4h	TGxCTRL	TGx Control Registers	<a href="#">Section 25.9.33</a>
D8h-F4h	DMAxCTRL	DMA Channel Control Register	<a href="#">Section 25.9.34</a>
F8h-114h	ICOUNT	DMAxCOUNT Register	<a href="#">Section 25.9.35</a>
118h	DMACNTLEN	DMA Large Count	<a href="#">Section 25.9.36</a>
11Ch	Reserved	Reserved	

**Table 25-7. SPI Registers (continued)**

Offset	Acronym	Register Description	Section
120h	UERRCTRL	Multi-buffer RAM Uncorrectable Parity Error Control Register	<a href="#">Section 25.9.37</a>
124h	UERRSTAT	Multi-buffer RAM Uncorrectable Parity Error Status Register	<a href="#">Section 25.9.38</a>
128h	UERRADDR1	RXRAM Uncorrectable Parity Error Address Register	<a href="#">Section 25.9.39</a>
12Ch	UERRADDR0	TXRAM Uncorrectable Parity Error Address Register	<a href="#">Section 25.9.40</a>
130h	RXOVRN_BUF_ADDR	RXRAM Overrun Buffer Address Register	<a href="#">Section 25.9.41</a>
134h	IOLPBKTSTCR	I/O Loopback Test Control Register	<a href="#">Section 25.9.42</a>
138h	EXTENDED_PRESCALE1	SPI Extended Prescale Register 1	<a href="#">Section 25.9.43</a>
13Ch	EXTENDED_PRESCALE2	SPI Extended Prescale Register 2	<a href="#">Section 25.9.44</a>

### 25.9.1 SPI Global Control Register 0 (SPIGCR0)

**Figure 25-26. SPI Global Control Register 0 (SPIGCR0) [offset = 00]**

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 25-8. SPI Global Control Register 0 (SPIGCR0) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	nRESET	0	This is the local reset control for the module. This bit needs to be set to '1' before any operation on SPI / MibSPI can be done. Only after setting this bit to '1', the Auto Initialization of Multibuffer RAM starts. Clearing this bit to '0' will result in all of the control and status register values to return to their default values..
		1	SPI is in the reset state.
		2	SPI is out of the reset state.

## 25.9.2 SPI Global Control Register 1 (SPIGCR1)

**Figure 25-27. SPI Global Control Register 1 (SPIGCR1) [offset = 04h]**

31	Reserved	25	24	23	17	16
		SPIEN		Reserved		LOOPBACK
	R-0		R/W-0		R-0	R/W-0
15		9	8	7	2	1
	Reserved		POWERDOWN		Reserved	CLKMOD
	R-0		R/W-0		R-0	R/W-0
						MASTER
						R/W-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 25-9. SPI Global Control Register 1 (SPIGCR1) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	SPIEN		<p>SPI enable. This bit enables SPI transfers. This bit must be set to 1 after all other SPI configuration bits have been written. When the SPIEN bit is 0 or cleared to 0, the following SPI registers get forced to their default states:</p> <ul style="list-style-type: none"> <li>• Both TX and RX shift registers</li> <li>• The TXDATA fields of Error: Reference source not found and Error: Reference source not found registers</li> <li>• All the fields of the SPI Flag Register (SPIFLG) register</li> <li>• Contents of SPIBUF and the internal RXBUF registers</li> </ul> <p>0      The SPI is not activated for transfers.      1      Activates SPI</p>
23-17	Reserved	0	Reads returns 0. Writes have no effect.
16	LOOPBACK		<p>Internal loop-back test mode. The internal self-test option can be enabled by setting this bit. If the SPISIMO and SPISOMI pins are configured with SPI functionality, then the SPISIMO[7:0] pins are internally connected to the SPISOMI[7:0] pins (transmit data is looped back as receive data). GIO mode for these pins is not supported in loopback mode. Externally, during loop-back operation, the SPICLK pin outputs an inactive value and SPISOMI[7:0] remains in the high-impedance state. If the SPI is initialized in slave mode or a data transfer is ongoing, errors may result.</p> <p><b>Note: This loopback mode can only be used in master mode. Master mode must be selected before setting LOOPBACK. When this mode is selected, the CLKMOD bit should be set to 1, meaning that SPICLK is internally generated.</b></p> <p>0      Internal loop-back test mode disabled.      1      Internal loop-back test mode enabled.</p>
15-9	Reserved	0	Reads returns 0. Writes have no effect.
8	POWERDOWN		<p>When active, the SPI state machine enters a power-down state.</p> <p>0      The SPI is in active mode.      1      The SPI is in power-down mode.</p>
7-2	Reserved	0	Reads returns 0. Writes have no effect.
1	CLKMOD		<p>Clock mode. This bit selects either an internal or external clock source. This bit also determines the I/O direction of the SPIENA and SPISCS[3:0] pins in functional mode.</p> <p>0      Clock is external.             <ul style="list-style-type: none"> <li>• SPIENA is an output.</li> <li>• SPISCS[3:0] are inputs.</li> </ul>         1      Clock is internally-generated.             <ul style="list-style-type: none"> <li>• SPIENA is an output.</li> <li>• SPISCS[3:0] are outputs.</li> </ul> </p>

**Table 25-9. SPI Global Control Register 1 (SPIGCR1) Field Descriptions (continued)**

Bit	Field	Value	Description
0	MASTER		SPISIMO/SPISOMI pin direction determination. Sets the direction of the SPISIMO and SPISOMI pins.  <b>Note:</b> For master-mode operation of the SPI, MASTER bit should be set to 1 and CLKMOD bit can be set either 1 or 0. The master-mode SPI can run on an external clock on SPICLK.  For slave mode operation, both the MASTER and CLKMOD bits should be cleared to 0. Any other combinations may result in unpredictable behavior of the SPI. In slave mode, SPICLK will not be generated internally in slave mode.
		0	SPISIMO[7:0] pins are inputs, SPISOMI[7:0] pins are outputs
		1	SPISOMI[7:0] pins are inputs, SPISIMO[7:0] pins are outputs

### 25.9.3 SPI Interrupt Register (SPIINT0)

**Figure 25-28. SPI Interrupt Register (SPIINT0) [offset = 08h]**

31	Reserved				25	24
	R-0				ENABLEHIGHZ	R/W-0
23	Reserved				17	16
	R-0				DMAREQEN	R/W-0
15	Reserved				10	9
	R-0				TXINTENA	R/W-0
7	6	5	4	3	2	1
Reserved	RXOVRNINT ENA	Reserved	BITERRENA	DESYNCENA	PARERRENA	TIMEOUT ENA
R-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
					DLENERR ENA	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-10. SPI Interrupt Register (SPIINT0) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	ENABLEHIGHZ		SPIENA pin high-impedance enable. When active, the SPIENA pin (when it is configured as a WAIT functional output signal in a slave SPI) is forced to high-impedance when not driving a low signal. If inactive, then the pin will output both a high and a low signal.  0 SPIENA pin is pulled high when not active. 1 SPIENA pin remains high-impedance when not active.
23-17	Reserved	0	Read returns 0. Writes have no effect.
16	DMAREQEN		DMA request enable. Enables the DMA request signal to be generated for both receive and transmit channels. Enable DMA REQ only after setting the SPIEN bit to 1.  0 DMA is not used. 1 DMA requests will be generated.  <b>Note:</b> A DMA request will be generated on the TX DMA REQ line each time a word is copied to the shift register either from TXBUF or directly from SPIDAT0/SPIDAT1 writes.  <b>Note:</b> A DMA request will be generated on the RX DMA REQ line each time a word is copied to the SPIBUF register either from RXBUF or directly from the shift register.
15-10	Reserved	0	Read returns 0. Writes have no effect.

**Table 25-10. SPI Interrupt Register (SPIINT0) Field Descriptions (continued)**

Bit	Field	Value	Description
9	TXINTENA	0 1	Causes an interrupt to be generated every time data is written to the shift register, so that the next word can be written to TXBUF. Setting this bit will generate an interrupt if the TXINTFLG bit (SPI Flag Register (SPIFLG)[9]) is set to 1.  No interrupt will be generated upon TXINTFLG being set to 1.  An interrupt will be generated upon TXINTFLG being set to 1.  The transmitter empty interrupt is valid in compatibility mode of SPI only. In multi-buffered mode, this interrupt will not be generated, even if it is enabled.  <b>Note: An interrupt request will be generated as soon as this bit is set to 1. By default it will be generated on the INT0 line. The SPILVL register can be programmed to change the interrupt line.</b>
8	RXINTENA	0 1	Causes an interrupt to be generated when the RXINTFLAG bit (SPI Flag Register (SPIFLG)[8]) is set by hardware.  Interrupt will not be generated.  Interrupt will be generated.  The receiver full interrupt is valid in compatibility mode of SPI only. In multi-buffered mode, this interrupt will not be generated, even if it is enabled.
7	Reserved	0	Read returns 0. Writes have no effect.
6	RXOVRNINTENA	0 1	Overrun interrupt enable.  Overrun interrupt will not be generated.  Overrun interrupt will be generated.
5	Reserved	0	Read returns 0. Writes have no effect.
4	BITERRENA	0 1	Enables interrupt on bit error.  No interrupt asserted upon bit error.  Enables interrupt on bit error.
3	DESYNCENA	0 1	Enables interrupt on desynchronized slave. DESYNCENA is used in master mode only.  No interrupt asserted upon desynchronization error.  An interrupt is asserted on desynchronization of the slave (DESYNC = 1).
2	PARERRENA	0 1	Enables interrupt-on-parity-error.  No interrupt asserted on parity error.  An interrupt is asserted on a parity error.
1	TIMEOUTENA	0 1	Enables interrupt on ENA signal time-out.  No interrupt asserted upon ENA signal time-out.  An interrupt is asserted on a time-out of the ENA signal.
0	DLENERRENA		Data length error interrupt enable. A data length error occurs under the following conditions.  <b>Master:</b> When <u>SPIENA</u> is used, if the <u>SPIENA</u> pin from the slave is deasserted before the master has completed its transfer, the data length error is set. That is, if the character length counter has not overflowed while <u>SPIENA</u> deassertion is detected, then it means that the slave has neither received full data from the master nor has it transmitted complete data.  <b>Slave:</b> When <u>SPISCS</u> pins are used, if the incoming valid <u>SPISCS</u> pin is deactivated before the character length counter overflows, then the data length error is set.  0 No interrupt is generated upon data length error. 1 An interrupt is asserted when a data-length error occurs.

## 25.9.4 SPI Interrupt Level Register (SPILVL)

**Figure 25-29. SPI Interrupt Level Register (SPILVL) [offset = 0Ch]**

31	Reserved								16
	R-0								
15	Reserved					10	9	8	
	R-0						R/W-0	R/W-0	
7	6	5	4	3	2	1		0	
Reserved	RXOVRNINTL	Reserved	BITERRLVL	DESYNCLVL	PARERRLVL	TIMEOUTLVL		DLENERRLVL	
R-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-11. SPI Interrupt Level Register (SPILVL) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Read returns 0. Writes have no effect.
9	TXINTLVL	0	Transmit interrupt level.
		1	Transmit interrupt is mapped to interrupt line INT0.
		1	Transmit interrupt is mapped to interrupt line INT1.
8	RXINTLVL	0	Receive interrupt level.
		1	Receive interrupt is mapped to interrupt line INT0.
		1	Receive interrupt is mapped to interrupt line INT1.
7	Reserved	0	Read returns 0. Writes have no effect.
6	RXOVRNINTLVL	0	Receive overrun interrupt level.
		1	Receive overrun interrupt is mapped to interrupt line INT0.
		1	Receive overrun interrupt is mapped to interrupt line INT1.
5	Reserved	0	Read returns 0. Writes have no effect.
4	BITERRLVL	0	Bit error interrupt level.
		1	Bit error interrupt is mapped to interrupt line INT0.
		1	Bit error interrupt is mapped to interrupt line INT1.
3	DESYNCLVL	0	Desynchronized slave interrupt level. (master mode only).
		1	An interrupt caused by desynchronization of the slave is mapped to interrupt line INT0.
		1	An interrupt caused by desynchronization of the slave is mapped to interrupt line INT1.
2	PARERRLVL	0	Parity error interrupt level.
		1	A parity error interrupt is mapped to interrupt line INT0.
		1	A parity error interrupt is mapped to interrupt line INT1.
1	TIMEOUTLVL	0	SPIENA pin time-out interrupt level.
		1	An interrupt on a time-out of the ENA signal (TIMEOUT = 1) is mapped to interrupt line INT0.
		1	An interrupt on a time-out of the ENA signal (TIMEOUT = 1) is mapped to interrupt line INT1.
0	DLENERRLVL	0	Data length error interrupt level (line) select.
		1	An interrupt on data length error is mapped to interrupt line INT0.
		1	An interrupt on data length error is mapped to interrupt line INT1.

### 25.9.5 SPI Flag Register (SPIFLG)

SPIFLAG bits are cleared on read. Software must check all flag bits when reading this register.

**Figure 25-30. SPI Flag Register (SPIFLG) [offset = 10h]**

31	Reserved	25	24	23	16		
		BUFINIT ACTIVE			Reserved		
	R-0		R-0		R-0		
15	Reserved			10	9 8		
		R-0		R-0	R/WC-0		
7	6	5	4	3	2 1 0		
Reserved	RXOVRNINT FLG	Reserved	BITERRFLG	DESYNCFLG	PARERRFLG	TIMEOUT FLG	DLENERR FLG
R-0	R/WC-0	R-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 25-12. SPI Flag Register (SPIFLG) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	BUFINITACTIVE		<p>Indicates the status of multi-buffer initialization process. Software can poll for this bit to determine if it can proceed with the register configuration of multi-buffer mode registers or buffer handling.</p> <p><b>Note:</b> If the SPIFLG register is read while the multi-buffer RAM is being initialized, the BUF INIT ACTIVE bit will be read as 1. If SPIFLG is read after the internal automatic buffer initialization is complete, this bit will be read as 0. This bit will show a value of 1 as long as the nRESET bit is 0, but does not really indicate that buffer initialization is underway. Buffer initialization starts only when the nRESET bit is set to 1.</p> <p>0 Multi-buffer RAM initialization is complete.</p> <p>1 Multi-buffer RAM is still being initialized. Do not attempt to write to either multi-buffer RAM or any multi-buffer mode registers.</p>
23-10	Reserved	0	Read returns 0. Writes have no effect.
9	TXINTFLG		<p>Transmitter-empty interrupt flag. Serves as an interrupt flag indicating that the transmit buffer (TXBUF) is empty and a new word can be written to it. This flag is set when a word is copied to the shift register either directly from SPIDAT0/SPIDAT1 or from the TXBUF register. This bit is cleared by one of following methods:</p> <ul style="list-style-type: none"> <li>Writing a new data to either SPIDAT0 or SPIDAT1</li> <li>Writing a 0 to SPIEN (SPIGCR1[24])</li> </ul> <p>0 Transmit buffer is now full. No interrupt pending for transmitter empty.</p> <p>1 Transmit buffer is empty. An interrupt is pending to fill the transmitter.</p>
8	RXINTFLG		<p>Receiver-full interrupt flag. This flag is set when a word is received and copied into the buffer register (SPIBUF). If RXINTEN is enabled, an interrupt is also generated. This bit is cleared under the following methods:</p> <ul style="list-style-type: none"> <li>Reading the SPIBUF register</li> <li>Reading TGINTVECT0 or TGINTVECT1 register when there is a receive buffer full interrupt</li> <li>Writing a 1 to this bit</li> <li>Writing a 0 to SPIEN (SPIGCR1[24])</li> <li>System reset</li> </ul> <p>During emulation mode, however, a read to the emulation register (SPIEMU) does not clear this flag bit.</p> <p>No new received data pending. Receive buffer is empty.</p> <p>A newly received data is ready to be read. Receive buffer is full.</p> <p><b>Note:</b> Clearing RXINTFLG bit by writing a 1 before reading the SPIBUF sets the RXEMPTY bit of the SPIBUF register too. In this way, one can ignore a received word. However, if the internal RXBUF is already full, the data from RXBUF will be copied to SPIBUF and the RXEMPTY bit will be cleared again. The SPIBUF contents should be read first if this situation needs to be avoided.</p>

**Table 25-12. SPI Flag Register (SPIFLG) Field Descriptions (continued)**

Bit	Field	Value	Description
7	Reserved	0	Read returns 0. Writes have no effect.
6	RXOVRNINTFLG		<p>Receiver overrun flag. The SPI hardware sets this bit when a receive operation completes before the previous character has been read from the receive buffer. The bit indicates that the last received character has been overwritten and therefore lost. The SPI will generate an interrupt request if this bit is set and the RXOVRN INTEN bit (SPIINT0.6) is set high. This bit is cleared under the following conditions in compatibility mode of MibSPI:</p> <ul style="list-style-type: none"> <li>• Reading TGINTVECT0 or TGINTVECT1 register when there is a receive-buffer-overrun interrupt</li> <li>• Writing a 1 to RXOVRNINTFLG in the SPI Flag Register (SPIFLG) register itself</li> <li>• Writing a 0 to SPIEN</li> <li>• Reading the data field of the SPIBUF register</li> </ul> <p><b>Note:</b> Reading the SPIBUF register does not clear this RXOVRNINTFLG bit. If an RXOVRN interrupt is detected, then the SPIBUF may need to be read twice to get to the overrun buffer. This is due to the fact that the overrun will always occur to the internal RXBUF. Each read to the SPIBUF will result in RXBUF contents (if it is full) getting copied to SPIBUF.</p> <p><b>Note:</b> There is a special condition under which the RXOVRNINTFLG flag gets set. If both SPIBUF and RXBUF are already full and while another reception is underway, if any errors (TIMEOUT, BITERR, and DLEN_ERR) occur, then RXOVR in RXBUF and RXOVRNINTFLG in SPIFLG registers will be set to indicate that the status flags are getting overwritten by the new transfer. This overrun should be treated like a receive overrun.</p> <p>In multi-buffer mode of MibSPI, this bit is cleared under the following conditions.</p> <ul style="list-style-type: none"> <li>• Reading the RXOVRN_BUF_ADDR register</li> <li>• Writing a 1 to RXOVRNINTFLG in the SPI Flag Register (SPIFLG) register itself</li> </ul> <p>In multi-buffer mode, if RXOVRNINTFLG is set, then the address of the buffer which experienced the overrun is available in RXOVRN_BUF_ADDR.</p> <p>Overrun condition did not occur.</p> <p>Overrun condition has occurred.</p>
5	Reserved	0	Read returns 0. Writes have no effect.
4	BITERRFLG		<p>Mismatch of internal transmit data and transmitted data. This flag can be cleared by one of the following methods.</p> <ul style="list-style-type: none"> <li>• Write a 1 to this bit.</li> <li>• Set the SPIENA bit to 0.</li> </ul> <p>No bit error occurred.</p> <p>0</p> <p>1 A bit error occurred. The SPI samples the signal of the transmit pin (master: SIMO, slave: SOMI) at the receive point (half clock cycle after transmit point). If the sampled value differs from the transmitted value a bit error is detected and the flag BITERRFLG is set. If BITERRENA is set an interrupt is asserted. Possible reasons for a bit error can be an excessively high bit rate, capacitive load, or another master/slave trying to transmit at the same time.</p>
3	DESYNCFLG		<p>Desynchronization of slave device. Desynchronization monitor is active in master mode only.</p> <p>0 No slave desynchronization detected.</p> <p>1 A slave device is desynchronized. The master monitors the ENable signal coming from the slave device and sets the DESYNC flag after the last bit is transmitted plus <math>t_{T2EDELAY}</math>. If DESYNCENA is set an interrupt is asserted. Desynchronization can occur if a slave device misses a clock edge coming from the master.</p> <p>This flag can be cleared by one of the following methods.</p> <ul style="list-style-type: none"> <li>• Write a 1 to this bit.</li> <li>• Set SPIENA bit to 0.</li> </ul>

**Table 25-12. SPI Flag Register (SPIFLG) Field Descriptions (continued)**

Bit	Field	Value	Description
2	PARITYERRFLG	0 1	<p>Calculated parity differs from received parity bit. If the parity generator is enabled (can be selected individually for each buffer) an even or odd parity bit is added at the end of a data word. During reception of the data word the parity generator calculates the reference parity and compares it to the received parity bit. In the event of a mismatch the PARITYERR flag is set and an interrupt is asserted if PARERRENA is set.</p> <p>No parity error detected. A parity error occurred.</p> <p>This flag can be cleared by one of the following methods.</p> <ul style="list-style-type: none"> <li>• Write a 1 to this bit.</li> <li>• Set SPIENA bit to 0.</li> </ul>
1	TIMEOUTFLG	0 1	<p>Time-out caused by nonactivation of ENA signal. No ENA-signal time-out occurred.</p> <p>An ENA signal time-out occurred. The SPI generates a time-out because the slave hasn't responded in time by activating the ENA signal after the chip select signal has been activated. If a time-out condition is detected the corresponding chip select is deactivated immediately and the TIMEOUT flag is set. In addition the TIMEOUT flag in the status field of the corresponding buffer is set. The transmit request of the concerned buffer is cleared, that is, the SPI does not re-start a data transfer from this buffer.</p> <p>This flag can be cleared by one of the following methods.</p> <ul style="list-style-type: none"> <li>• Write a 1 to this bit.</li> <li>• Set SPIENA bit to 0.</li> </ul>
0	DLENERRFLG	0 1	<p>Data-length error flag. This flag can be cleared by one of the following methods.</p> <ul style="list-style-type: none"> <li>• Write a 1 to this bit.</li> <li>• Set SPIENA bit to 0.</li> </ul> <p><b>Note:</b> Whenever any transmission errors (TIMEOUT, BITERR, DLEN_ERR, PARITY_ERR, DESYNC) are detected and the error flags are cleared by writing to the error bit in the SPIFLG register, the corresponding error flag in SPIBUF does not get cleared. Software needs to read the SPIBUF until it becomes empty before proceeding. This ensures that all of the old status bits in SPIBUF are cleared before starting the next transfer.</p> <p>No data length error has occurred. A data length error has occurred.</p>

## 25.9.6 SPI Pin Control Register 0 (SPIPC0)

**NOTE:** Register bits vary by device

Register bits 31:24 and 23:16 of SPIPC0 to SPIPC9 reflect the number of SIMO/SOMI data lines per device. On devices with 8 data-line support, all of bits 31 to 16 are implemented. On devices with less than 8 data lines, only a subset of these bits are available. Unimplemented bits return 0 upon read and are not writable.

**Figure 25-31. SPI Pin Control Register 0 (SPIPC0) [offset = 14h]**

31	24	23	16
SOMIFUN		SIMOFUN	
R/W-0			R/W-0
15	12	11	10 9 8
Reserved		SOMIFUN0	SIMOFUN0 CLKFUN ENAFUN
R-0		R/W-0	R/W-0 R/W-0 R/W-0U
7	SCSFUN		
	R/W-0U		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-13. SPI Pin Control (SPIPC0) Field Descriptions**

Bit	Field	Value	Description
31-24	SOMIFUN		<p>Slave out, master in function. Determines whether SPISOMI[x] is to be used as a general-purpose I/O pin or as a SPI functional pin.</p> <p><b>Note: Duplicate Control Bits for SPISOMI[0]. Bit 24 is not physically implemented. It is a mirror of Bit 11. Any write to bit 24 will be reflected on bit 11. When bit 24 and bit 11 are simultaneously written, the value of bit 11 will control the SPISOMI[0] pin. The read value of Bit 24 always reflects the value of bit 11.</b></p> <p>0 SPISOMI[x] pin is a GIO pin</p> <p>1 SPISOMI[x] pin is a SPI functional pin</p>
23-16	SIMOFUN		<p>Slave in, master out function. Determines whether SPISIMO[x] is to be used as a general-purpose I/O pin or as a SPI functional pin.</p> <p><b>Note: Duplicate Control Bits for SPISIMO[x]. Bit 16 is not physically implemented. It is a mirror of Bit 10. Any write to bit 16 will be reflected on bit 10. When bit 16 and bit 10 are simultaneously written, the value of bit 10 will control the SPISOMI[x] pin. The read value of Bit 16 always reflects the value of bit 10.</b></p> <p>0 The SPISIMOx pin is a GIO pin.</p> <p>1 The SPISIMOx pin is a SPI functional pin</p>
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	SOMIFUN0		<p>Slave out, master in function. This bit determines whether the SPISOMI0 pin is to be used as a general-purpose I/O pin or as a SPI functional pin.</p> <p>0 The SPISOMI0 pin is a GIO pin.</p> <p>1 The SPISOMI0 pin is a SPI functional pin.</p> <p><b>Note: Regardless of the number of parallel pins used, the SPISOMI0 pin will always have to be programmed as functional pins for any SPI transfers.</b></p>
10	SIMOFUN0		<p>Slave in, master out function. This bits determine whether each SPISIMO0 pin is to be used as a general-purpose I/O pin or as a SPI functional pin.</p> <p>0 The SPISIMO0 pin is a GIO pin.</p> <p>1 The SPISIMO0 pin is a SPI functional pin.</p> <p><b>Note: Regardless of the number of parallel pins used, the SPISIMO0 pin will always have to be programmed as functional pins for any SPI transfers.</b></p>

**Table 25-13. SPI Pin Control (SPIPC0) Field Descriptions (continued)**

Bit	Field	Value	Description
9	CLKFUN	0	SPI clock function. This bit determines whether the SPICLK pin is to be used as a general-purpose I/O pin, or as a SPI functional pin.
			The SPICLK pin is a GIO pin.
			The SPICLK pin is a SPI functional pin.
8	ENAFUN	0	SPIENA function. This bit determines whether the SPIENA pin is to be used as a general-purpose I/O pin or as a SPI functional pin.
			The SPIENA pin is a GIO pin.
			The SPIENA pin is a SPI functional pin.
7-0	SCSFUN	0	SPISCSx function. Determines whether each SPISCSx pin is to be used as a general-purpose I/O pin or as a SPI functional pin. If the slave SPISCSx pins are in functional mode and receive an inactive high signal, the slave SPI will place its output in high-z and disable shifting.
			The SPISCSx pin is a GIO pin.
			The SPISCSx pin is a SPI functional pin.

### 25.9.7 SPI Pin Control Register 1 (SPIPC1)

**NOTE:** Register bits vary by device

Register bits 31:24 and 23:16 of this register reflect the number of SIMO/SOMI data lines per device. On devices with 8 data-line support, all of bits 31 to 16 are implemented. On devices with less than 8 data lines, only a subset of these bits are available. Unimplemented bits return 0 upon read and are not writable.

**Figure 25-32. SPI Pin Control Register 1 (SPIPC1) [offset = 18h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-14. SPI Pin Control Register (SPIPC1) Field Descriptions**

Bit	Field	Value	Description
31-24	SOMIDIR	0	SPISOMIx direction. Controls the direction of SPISOMIx when used for general-purpose I/O. If SPISOMIx pin is used as a SPI functional pin, the I/O direction is determined by the MASTER bit in the SPIGCR1 register.
			<b>Note:</b> Duplicate Control Bits for SPISOMIO. Bit 24 is not physically implemented. It is a mirror of Bit 11. Any write to bit 24 will be reflected on bit 11. When bit 24 and bit 11 are simultaneously written, the value of bit 11 will control the SPISOMI pin. The read value of Bit 24 always reflects the value of bit 11.
			SPISOMIx pin is an input
		1	SPISOMIx pin is an output

**Table 25-14. SPI Pin Control Register (SPIPC1) Field Descriptions (continued)**

Bit	Field	Value	Description
23-16	SIMODIR		SPISIMOX direction. Controls the direction of SPISIMOX when used for general-purpose I/O. If SPISIMOX pin is used as a SPI functional pin, the I/O direction is determined by the MASTER bit in the SPIGCR1 register.
			<b>Note: Duplicate Control Bits for SPISIMO. Bit 16 is not physically implemented. It is a mirror of Bit 10. Any write to bit 16 will be reflected on bit 10. When bit 16 and bit 10 are simultaneously written, the value of bit 10 will control the SPISOMI pin. The read value of Bit 16 always reflects the value of bit 10.</b>
			0 SPISOMIOx pin is an input 1 SPISOMIOx pin is an output
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	SOMIDIRO		SPISOMI0 direction. This bit controls the direction of the SPISOMI0 pin when it is used as a general-purpose I/O pin. If the SPISOMI0 pin is used as a SPI functional pin, the I/O direction is determined by the MASTER bit in the SPIGCR1 register.
			0 The SPISOMI0 pin is an input. 1 The SPISOMI0 pin is an output.
			SPISIMO0 direction. This bit controls the direction of the SPISIMO0 pin when it is used as a general-purpose I/O pin. If the SPISIMO0 pin is used as a SPI functional pin, the I/O direction is determined by the MASTER bit in the SPIGCR1 register.
10	SIMODIRO		0 The SPISIMO0 pin is a GIO pin. 1 The SPISIMO0 pin is a SPI functional pin.
			SPICLK direction. This bit controls the direction of the SPICLK pin when it is used as a general-purpose I/O pin. In functional mode, the I/O direction is determined by the CLKMOD bit.)
			0 The SPICLK pin is an input. 1 The SPICLK pin is an output.
9	CLKDIR		SPIVENA direction. This bit controls the direction of the SPIVENA pin when it is used as a general-purpose I/O. If the SPIVENA pin is used as a functional pin, then the I/O direction is determined by the CLKMOD bit (SPIGCR1[1])
			0 The SPIVENA pin is an input. 1 The SPIVENA pin is an output.
			SPISCSx direction. These bits control the direction of each SPISCSx pin when it is used as a general-purpose I/O pin. Each pin could be configured independently from the others. If the SPISCSx is used as a SPI functional pin; the I/O direction is determined by the CLKMOD bit (SPIGCR1[1]).
8	ENADIR		0 The SPISCSx pin is an input. 1 The SPISCSx pin is an output.
			SCSDIR

## 25.9.8 SPI Pin Control Register 2 (SPIPC2)

**NOTE: Register bits vary by device**

Register bits 31:24 and 23:16 of this register reflect the number of SIMO/SOMI data lines per device. On devices with 8 data-line support, all of bits 31 to 16 are implemented. On devices with less than 8 data lines, only a subset of these bits are available. Unimplemented bits return 0 upon read and are not writable.

**Figure 25-33. SPI Pin Control Register 2 (SPIPC2) [offset = 1Ch]**

31	24	23	16
SOMIDIN		SIMODIN	
R/W-U			R/W-U
15	12	11	10 9 8
Reserved		SOMIDINO	SIMODINO CLKDIN ENADIN
R-0		R-U	R-U R-U R-U
7	SCSDIN		
	R/W-U		

LEGEND: R/W = Read/Write; R = Read only; U = Undefined; -n = value after reset

**Table 25-15. SPI Pin Control Register 2 (SPIPC2) Field Descriptions**

Bit	Field	Value	Description
31-24	SOMIDIN	0 1	SPISOMIx data in. The value of the SPISOMIx pins. The SPISOMIx pin is logic 0. The SPISOMIx pin is logic 1.
23-16	SIMODIN	0 1	SPISIMOx data in. The value of the SPISIMOx pins. The SPISIMOx pin is logic 0. The SPISIMOx pin is logic 1.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	SOMIDINO	0 1	SPISOMI0 data in. The value of the SPISOMI0 pin. The SPISOMI0 pin is logic 0. The SPISOMI0 pin is logic 1.
10	SIMODINO	0 1	SPISIMO0 data in. The value of the SPISIMO0 pin. The SPISIMO0 pin is logic 0. The SPISIMO0 pin is logic 1.
9	CLKDIN	0 1	Clock data in. The value of the SPICLK pin. pin. The SPICLK pin is logic 0. The SPICLK pin is logic 1.
8	ENADIN	0 1	SPIENA data in. The the value of the SPIENA pin. The SPIENA pin is logic 0. The SPIENA pin is logic 1.
7-0	SCSDIN	0 1	SPISCSx data in. The value of the SPISCSx pin. The SPISCSx pin is logic 0. The SPISCSx pin is logic 1.

### 25.9.9 SPI Pin Control Register 3 (SPIPC3)

**NOTE: Register bits vary by device**

Register bits 31:24 and 23:16 of this register reflect the number of SIMO/SOMI data lines per device. On devices with 8 data-line support, all of bits 31 to 16 are implemented. On devices with less than 8 data lines, only a subset of these bits are available. Unimplemented bits return 0 upon read and are not writable.

**Figure 25-34. SPI Pin Control Register 3 (SPIPC3) [offset = 20h]**

31	24	23	16
SOMIDOUT		SIMODOUT	
R/W-U			R/W-U
15	12	11	10
Reserved		SOMIDOUT0	SIMODOUT0
R-0		R/W-U	R/W-U
7	0	9	8
SCSDOUT			R/W-U

LEGEND: R/W = Read/Write; R = Read only; U = Undefined; -n = value after reset

**Table 25-16. SPI Pin Control Register 3 (SPIPC3) Field Descriptions**

Bit	Field	Value	Description
31-24	SOMIDOUT		SPISOMIx data out write. This bit is only active when the SPISOMIx pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin.  <b>Bit 11 or bit 24 can be used to set the direction for pin SPISOMI0. If a 32-bit write is performed, bit 11 will have priority over bit 24.</b>
		0	Current value on SPISOMIx pin is logic 0.
		1	Current value on SPISOMIx pin is logic 1
23-16	SIMODOUT		SPISIMOx data out write. This bit is only active when the SPISIMOx pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin.  <b>Bit 10 or bit 16 can be used to set the direction for pin SPISOMI0. If a 32-bit write is performed, bit 10 will have priority over bit 16.</b>
		0	Current value on SPISIMOx pin is logic 0.
		1	Current value on SPISIMOx pin is logic 1.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	SOMIDOUT0		SPISOMI0 data out write. This bit is only active when the SPISOMI0 pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin.  0 Current value on SPISOMI0 pin is logic 0. 1 Current value on SPISOMI0 pin is logic 1.
		0	Current value on SPISOMI0 pin is logic 0.
		1	Current value on SPISOMI0 pin is logic 1.
10	SIMODOUT0		SPISIMO0 data out write. This bit is only active when the SPISIMO0 pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin.  0 The SPISIMO0 pin is logic 0. 1 The SPISIMO0 pin is logic 1.
		0	The SPISIMO0 pin is logic 0.
		1	The SPISIMO0 pin is logic 1.
9	CLKDOUT		SPICLK data out write. This bit is only active when the SPICLK pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin.  0 The SPICLK pin is logic 0. 1 The SPICLK pin is logic 1.
		0	The SPICLK pin is logic 0.
		1	The SPICLK pin is logic 1.

**Table 25-16. SPI Pin Control Register 3 (SPIPC3) Field Descriptions (continued)**

Bit	Field	Value	Description
8	ENADOUT	0	SPIENA data out write. Only active when the SPIENA pin is configured as a general-purpose I/O pin and configured as an output pin. The value of this bit indicates the value sent to the pin. The SPIENA pin is logic 0.
		1	The SPIENA pin is logic 1.
7-0	SCSDOUT	0	SPISCSx data out write. Only active when the SPISCSx pins are configured as a general-purpose I/O pins and configured as an output pins. The value of these bits indicates the value sent to the pins. The SPISCSx pin is logic 0.
		1	The SPISCSx pin is logic 1.

### 25.9.10 SPI Pin Control Register 4 (SPIPC4)

**NOTE: Register bits vary by device**

Register bits 31:24 and 23:16 of this register reflect the number of SIMO/SOMI data lines per device. On devices with 8 data-line support, all of bits 31 to 16 are implemented. On devices with less than 8 data lines, only a subset of these bits are available. Unimplemented bits return 0 upon read and are not writable.

**Figure 25-35. SPI Pin Control Register 4 (SPIPC4) [offset = 24h]**

31	24	23	16
SOMISET		SIMOSET	
R/W-U		R/W-U	
15	12	11	10
Reserved		SOMISET0	SIMOSET0
R-0		R/W-U	R/W-U
7	8	9	10
SCSSET			0
R/W-U			

LEGEND: R/W = Read/Write; R = Read only; U = Undefined; -n = value after reset

**Table 25-17. SPI Pin Control Register 4 (SPIPC4) Field Descriptions**

Bit	Field	Value	Description
31-24	SOMISET	0	SPISOMIx data out set. This pin is only active when the SPISOMIx pin is configured as a general-purpose output pin. <b>Bit 11 or bit 24 can be used to set the SOMI0 pin. If a 32-bit write is performed, bit 11 will have priority over bit 24.</b> Read: SPISIM0x is logic 0. Write: Writing a 0 to this bit has no effect.
		1	Read: SPISOMIx is logic 1. Write: Logic 1 is placed on SPISOMIx pin if it is in general-purpose output mode.

**Table 25-17. SPI Pin Control Register 4 (SPIPC4) Field Descriptions (continued)**

Bit	Field	Value	Description
23-16	SIMOSET		SPISIMO <sub>x</sub> data out set. This bit is only active when the SPISIMO <sub>x</sub> pin is configured as a general-purpose output pin. <b>Bit 10 or bit 16 can be used to set the SOMI0 pin. If a 32-bit write is performed, bit 10 will have priority over bit 16.</b>
		0	Read: SPISIMIx is logic 0. Write: Writing a 0 to this bit has no effect.
		1	Read: SPISIMIx is logic 1. Write: Logic 1 is placed on SPISIMIx pin if it is in general-purpose output mode.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	SOMISET0		SPISOMI0 data out set. This pin is only active when the SPISOMI0 pin is configured as a general-purpose output pin.
		0	Read: SPISOMI0 is logic 0. Write: Writing a 0 to this bit has no effect.
		1	Read: SPISOMI0 is logic 1. Write: Logic 1 is placed on SPISOMI0 pin if it is in general-purpose output mode.
10	SIMOSET0		SPISIMO0 data out set. This pin is only active when the SPISIMO0 pin is configured as a general-purpose output pin.
		0	Read: SPISIMO0 is logic 0. Write: Writing a 0 to this bit has no effect.
		1	Read: SPISIMO0 is logic 1. Write: Logic 1 is placed on SPISIMO0 pin if it is in general-purpose output mode.
9	CLKSET		SPICLK data out set. This bit is only active when the SPICLK pin is configured as a general-purpose output pin.
		0	Read: SPICLK is logic 0. Write: Writing a 0 to this bit has no effect.
		1	Read: SPICLK is logic 1. Write: Logic 1 is placed on SPICLK pin if it is in general-purpose output mode.
8	ENASET		SPIENA data out set. This bit is only active when the SPIENA pin is configured as a general-purpose output pin.
		0	Read: The SPIENA pin is logic 0. Write: Writing a 0 to this bit has no effect.
		1	Read: The SPIENA pin is logic 1. Write: Logic 1 is placed on SPIENA pin if it is in general-purpose O/P mode.
7-0	SCSSET		SPISCS <sub>x</sub> data out set. This bit is only active when the SPISCS <sub>x</sub> pin is configured as a general-purpose output pin. A value of 1 written to this bit sets the corresponding SCSDOUT bit to 1.
		0	Read: The SPISCS <sub>x</sub> pin is logic 0. Write: Writing a 0 to this bit has no effect.
		1	Read: The SPISCS <sub>x</sub> pin is logic 1. Write: Logic 1 placed on SPISCS <sub>x</sub> pin if it is in general-purpose output mode.

### 25.9.11 SPI Pin Control Register 5 (SPIPC5)

**NOTE: Register bits vary by device**

Register bits 31:24 and 23:16 of this register reflect the number of SIMO/SOMI data lines per device. On devices with 8 data-line support, all of bits 31 to 16 are implemented. On devices with less than 8 data lines, only a subset of these bits are available. Unimplemented bits return 0 upon read and are not writable.

**Figure 25-36. SPI Pin Control Register 5 (SPIPC5) [offset = 28h]**

31	24	23	16
SOMICLR		SIMOCLR	
R/W-U			R/W-U
15	12	11	10 9 8
Reserved		SOMICLR0	SIMOCLR0 CLKCLR ENACLR
R-0		R/W-U	R/W-U R/W-U R/W-OU
7	SCSCLR		
	R/W-OU		
	0		

LEGEND: R/W = Read/Write; R = Read only; U = Undefined; -n = value after reset

**Table 25-18. SPI Pin Control Register 5 (SPIPC5) Field Descriptions**

Bit	Field	Value	Description
31-24	SOMICLR		SPISOMIx data out clear. This pin is only active when the SPISOMIx pin is configured as a general-purpose output pin. <b>Bit 11 or bit 24 can be used to set the SOMI0 pin. If a 32-bit write is performed, bit 11 will have priority over bit 24.</b> 0 Read: The current value on SOMIDOUTx is 0. Write: Writing a 0 to this bit has no effect. 1 Read: The current value on SOMIDOUTx is 1. Write: Logic 0 is placed on SPISOMIx pin if it is in general-purpose output mode.
23-16	SIMOCLR		SPISIMOx data out clear. This bit is only active when the SPISIMOx pin is configured as a general-purpose output pin. <b>Bit 10 or bit 16 can be used to set the SOMI0 pin. If a 32-bit write is performed, bit 10 will have priority over bit 16.</b> 0 Read: The current value on SOMODOUTx is 0. Write: Writing a 0 to this bit has no effect. 1 Read: The current value on SOMODOUTx is 1. Write: Logic 0 is placed on SPISIMIx pin if it is in general-purpose output mode.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	SOMICLR0		SPISOMI0 data out cleart. This pin is only active when the SPISOMI0 pin is configured as a general-purpose output pin. 0 Read: The current value on SPISOMI0 is 0. Write: Writing a 0 to this bit has no effect. 1 Read: The current value on SPISOMI0 is 1. Write: Logic 0 is placed on SPISOMI0 pin if it is in general-purpose output mode.
10	SIMOCLR0		SPISIMO0 data out clear. This pin is only active when the SPISIMO0 pin is configured as a general-purpose output pin. 0 Read: The current value on SPISIMO0 is 0. Write: Writing a 0 to this bit has no effect. 1 Read: The current value on SPISIMO0 is 1. Write: Logic 0 is placed on SPISIMO0 pin if it is in general-purpose output mode.

**Table 25-18. SPI Pin Control Register 5 (SPIPC5) Field Descriptions (continued)**

Bit	Field	Value	Description
9	CLKCLR	0 1	SPICLK data out clear. This bit is only active when the SPICLK pin is configured as a general-purpose output pin. Read: The current value on SPICLK is 0. Write: Writing a 0 to this bit has no effect. Read: The current value on SPICLK is 1. Write: Logic 0 is placed on SPICLK pin if it is in general-purpose output mode.
8	ENACLR	0 1	SPIENA data out clear. This bit is only active when the SPIENA pin is configured as a general-purpose output pin. A value of 1 written to this bit clears the corresponding ENABLEDOUT bit to 0. Read: The current value on ENA is 0. Write: Writing a 0 to this bit has no effect. Read: The current value on ENA is 1. Write: Logic 0 is placed on SPIENA pin if it is in general-purpose O/P mode.
7-0	SCSCLR	0 1	SPISCSx data out clear. This bit is only active when the SPISCSx pin is configured as a general-purpose output pin. Read: The current value on SCSDOUTx is 0. Write: Writing a 0 to this bit has no effect. Read: The current value on SCSDOUTx is 1. Write: Logic 0 placed on SPISCSx pin if it is in general-purpose output mode.

### 25.9.12 SPI Pin Control Register 6 (SPIPC6)

**NOTE: Register bits vary by device**

Register bits 31:24 and 23:16 of SPIPC0 to SPIPC9 reflect the number of SIMO/SOMI data lines per device. On devices with 8 data-line support, all of bits 31 to 16 are implemented. On devices with less than 8 data lines, only a subset of these bits are available. Unimplemented bits return 0 upon read and are not writable.

**Figure 25-37. SPI Pin Control Register 6 (SPIPC6) [offset = 2Ch]**

31	SOMIPDR		SIMOPDR		16
	R/W-0		R/W-0		
15	Reserved	12	11	10	9      8
	R-0		SOMIPDR0	SIMOPDR0	CLKPDR    ENAPDR
7	SCSPDR				
	R/W-0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-19. SPI Pin Control Register 6 (SPIPC6) Field Descriptions**

Bit	Field	Value	Description
31-24	SOMIPDR		<p>SPISOMIx open drain enable. This bit enables open drain capability for the SPISOMIx pin if the following conditions are met:</p> <ul style="list-style-type: none"> <li>• SOMIDIRx = 1 (SPISOMIx pin configured in GIO mode as an output)</li> <li>• SOMIDOUTx = 1</li> </ul> <p><b>Bit 11 or bit 24 can both be used to enable open-drain for SOMI0. If a 32-bit write is performed, bit 11 will have priority over bit 24.</b></p> <p>0      The output value on the SPISOMIx pin is logic 1.</p> <p>1      Output pin SPISOMIx is in a high-impedance state.</p>
23-16	SIMOPDR		<p>SPISIMOx open drain enable. This bit enables open drain capability for the SPISIMOx pin if the following conditions are met:</p> <ul style="list-style-type: none"> <li>• SIMODIRx = 1 (SPISIMOx pin configured in GIO mode as an output)</li> <li>• SIMODOUTx = 1</li> </ul> <p><b>Bit 10 or bit 16 can both be used to enable open-drain for SIMO0. If a 32-bit write is performed, bit 10 will have priority over bit 16.</b></p> <p>0      The output value on SPISIMOx pin is logic 1.</p> <p>1      Output pin SPISIMOx is in a high-impedance state.</p>
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	SOMIPDRO		<p>SOMI0 open-drain enable. This bit enables open-drain capability for SOMI0 if the following conditions are met:</p> <ul style="list-style-type: none"> <li>• SOMI0 pin configured in GIO mode as output pin</li> <li>• Output value on SPISOMI0 pin is logic 1.</li> </ul> <p>0      Output value 1 of SPISOMI0 pin is logic 1.</p> <p>1      Output value 1 of SPISOMI0 is high-impedance.</p>
10	SIMOPDRO		<p>SPISIMO0 open-drain enable. This bit enables open -drain capability for the SPISIMO0 pin if the following conditions are met:</p> <ul style="list-style-type: none"> <li>• SIMO0 pin configured in GIO mode as output pin</li> <li>• Output value on SPISIMOO pin is logic 1.</li> </ul> <p>0      Output value 1 of SPISIMO0 pin is logic 1.</p> <p>1      Output value 1 of SPISIMO0 is high-impedance.</p>
9	CLKPDR		<p>CLK open drain enable. This bit enables open drain capability for the pin CLK if the following conditions are met:</p> <ul style="list-style-type: none"> <li>• SPICLK pin configured in GIO mode as an output pin</li> <li>• SPICLKDOUT = 1</li> </ul> <p>0      Output value on CLK pin is logic 1.</p> <p>1      Output pin CLK is in a high-impedance state.</p>
8	ENAPDR		<p>SPIENA pin open drain enable. This bit enables open drain capability for SPIENA if the following conditions are met:</p> <ul style="list-style-type: none"> <li>• SPIENA pin configured in GIO mode as an output pin</li> <li>• SPIENADOUT = 1</li> </ul> <p>0      Output value SPIENA on pin is logic 1.</p> <p>1      Output pin SPIENA is in a high-impedance state.</p>
7-0	SCSPDR		<p>SPISCSx open drain enable. This bit enables open drain capability for the SPISCSx pin if the following conditions are met:</p> <ul style="list-style-type: none"> <li>• SPISCS pin configured in GIO mode as an output pin</li> <li>• SPISCSDOUTx = 1</li> </ul> <p>0      Output value on SCSx pin is logic 1.</p> <p>1      Output pin SCSx is in a high-impedance state.</p>

### 25.9.13 SPI Pin Control Register 7 (SPIPC7)

**NOTE: Register bits vary by device**

Register bits 31:24 and 23:16 of this register reflect the number of SIMO/SOMI data lines per device. On devices with 8 data-line support, all of bits 31 to 16 are implemented. On devices with less than 8 data lines, only a subset of these bits are available. Unimplemented bits return 0 upon read and are not writable.

**NOTE: Default Register Value**

The default values of these register bits vary by device. See your device datasheet for information about default pin states, which correspond to the register reset values (see the pin-list table).

**Figure 25-38. SPI Pin Control Register 7 (SPIPC7) [offset = 30h]**

31	24	23	16
SOMIDIS		SIMODIS	
R/W-n			R/W-n
15	12	11	10 9 8
Reserved		SOMIPDIS0	SIMOPDIS0 CLKPDIS ENAPDIS
R-0		R/W-n	R/W-n R/W-n R/W-nU
7	SCSPDIS		
	R/W-nU		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-20. SPI Pin Control Register 7 (SPIPC7) Field Descriptions**

Bit	Field	Value	Description
31-24	SOMIDIS		SOMIx pull control enable/disable. This bit enables pull control capability for the SOMIx pin if it is in input mode regardless of whether it is in functional or GIO mode.  <b>Note: Bit 11 or bit 24 can be used to set pull-disable for SOMIO. If a 32-bit write is performed, bit 11 will have priority over bit 24.</b>
		0	Pull control on the SPISOMIx pin is enabled.
		1	Pull control on the SPISOMIx pin is disabled.
23-16	SIMODIS		SIMOx pull control enable/disable. This bit enables pull control capability for the SIMOx pin if it is in input mode regardless of whether it is in functional or GIO mode.  <b>Note: Bit 10 or bit 16 can be used to set pull-disable for SIMO0. If a 32-bit write is performed, bit 10 will have priority over bit 16.</b>
		0	Pull control on SPISIMOx pin is enabled.
		1	Pull control on SPISIMOx pin is disabled.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	SOMIPDIS0		SPISOMI0 pull control enable/disable. This bit enables pull control capability for the pin SPISOMI0 pin if it is in input mode regardless of whether it is in functional or GIO mode.  Pull control on the SPISOMI0 pin is enabled. Pull control on the SPISOMI0 pin is disabled.
10	SIMOPDIS0		SPISIMO0 pull control enable/disable. This bit enables pull control capability for the pin SPISIMO0 pin if it is in input mode regardless of whether it is in functional or GIO mode.  Pull control on the SPISIMO0 pin is enabled. Pull control on the SPISIMO0 pin is disabled.

**Table 25-20. SPI Pin Control Register 7 (SPIPC7) Field Descriptions (continued)**

Bit	Field	Value	Description
9	CLKPDIS	0	CLK pull control enable/disable. This bit enables pull control capability for the pin SPICLK pin if it is in input mode regardless of whether it is in functional or GIO mode.
		1	Pull control on the CLK pin is enabled.
		0	Pull control on the CLK pin is disabled.
8	ENAPDIS	0	ENABLE pull control enable/disable. This bit enables pull control capability for the pin SPIENA pin if it is in input mode regardless of whether it is in functional or GIO mode.
		1	Pull control on ENABLE pin is enabled.
		0	Pull control on ENABLE pin is disabled.
7-0	SCSPDIS	0	SCSx pull control enable/disable. This bit enables pull control capability for the pin SPISCSx pin if it is in input mode regardless of whether it is in functional or GIO mode.
		1	Pull control on SCSx pin is enabled.
		0	Pull control on SCSx pin is disabled.


### 25.9.14 SPI Pin Control Register 8 (SPIPC8)

**NOTE: Register bits vary by device**

Register bits 31:24 and 23:16 of this register reflect the number of SIMO/SOMI data lines per device. On devices with 8 data-line support, all of bits 31 to 16 are implemented. On devices with less than 8 data lines, only a subset of these bits are available. Unimplemented bits return 0 upon read and are not writable.

**NOTE: Default Register Value**

The default values of these register bits vary by device. See your device datasheet for information about default pin states, which correspond to the register reset values (see the pin-list table).

**Figure 25-39. SPI Pin Control Register 8 (SPIPC8) [offset = 34h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 25-21. SPI Pin Control Register 8 (SPIPC8) Field Descriptions**

Bit	Field	Value	Description
31-24	SOMIPSEL	0	SPISOMIx pull select. This bit selects the type of pull logic at the SOMIx pin. <b>Note:</b> Bit 11 or bit 24 can be used to set pull-select for SPISOMI0. If a 32-bit write is performed, bit 11 will have priority over bit 24.
		1	Pull down on SOMIx pin
		1	Pull up on SOMIx pin

**Table 25-21. SPI Pin Control Register 8 (SPIPC8) Field Descriptions (continued)**

Bit	Field	Value	Description
23-16	SIMOPSEL		SPISIMO <sub>x</sub> pull select. This bit selects the type of pull logic at the SPISIMO <sub>x</sub> pin. <b>Note:</b> Bit 10 or bit 16 can be used to set pull-select for SPISOMI0. If a 32-bit write is performed, bit 10 will have priority over bit 16.
		0	Pull down on SPISIMO <sub>x</sub> pin
		1	Pull up on SPISIMO <sub>x</sub> pin
15-12	Reserved	0	Read returns 0. Writes have no effect.
11	SOMIPSEL0		SOMI pull select. This bit selects the type of pull logic at the SOMI pin.
		0	Pull down on the SPISOMI pin
		1	Pull up on the SPISOMI pin
10	SIMOPSEL0		SPISIMO pull select. This bit selects the type of pull logic at the SPISIMO pin.
		0	Pull down on SPISIMO pin
		1	Pull up on SPISIMO pin
9	CLKPSEL		CLK pull select. This bit selects the type of pull logic at the CLK pin.
		0	Pull down on CLK pin
		1	Pull down on CLK pin
8	ENAPSEL		ENABLE pull select. This bit selects the type of pull logic at the ENABLE pin.
		0	Pull down on ENABLE pin
		1	Pull down on ENABLE pin
7-0	SCSPSEL		SCSx pull select. This bit selects the type of pull logic at the SCSx pin.
		0	Pull down on SCSx pin
		1	Pull down on SCSx pin

### 25.9.15 SPI Transmit Data Register 0 (SPIDAT0)

**Figure 25-40. SPI Transmit Data Register 0 (SPIDAT0) [offset = 38h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-22. SPI Transmit Data Register 0 (SPIDAT0) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	TXDATA	0xFFFFh	<b>SPI transmit data.</b> When written, these bits will be copied to the shift register if it is empty. If the shift register is not empty, TXBUF holds the written data. SPIEN (SPICGR1[24]) must be set to 1 before this register can be written to. Writing a 0 to the SPIEN register forces the lower 16 bits of the SPIDAT0 to 0x00. <b>Note:</b> When this register is read, the contents TXBUF, which holds the latest written data, will be returned. <b>Note:</b> Regardless of character length, the transmit word should be right-justified before writing to the SPIDAT1 register. <b>Note:</b> The default data format control register for SPIDAT0 is SPIFMT0. However, it is possible to reprogram the DFSEL[1:0] fields of SPIDAT1 before using SPIDAT0, to select a different SPIFMTx register.

### 25.9.16 SPI Transmit Data Register 1 (SPIDAT1)

**Figure 25-41. SPI Transmit Data Register 1 (SPIDAT1) [offset = 3Ch]**

31	29	28	27	26	25	24	23	16
Reserved	CSHOLD	Rsvd.	WDEL	DFSEL			CSNR	
R-0	R/W-0	R-0	R/W-0	R/W-0			R/W-0	
15					TXDATA			0
						R/W-0		

LEGEND: R = Read only; R/W = Read/Write; S = Set; -n = value after reset

**Table 25-23. SPI Transmit Data Register 1 (SPIDAT1) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Read returns 0. Writes have no effect.
28	CSHOLD	0	Chip select hold mode. The CSHOLD bit is supported in master mode only in compatibility-mode of SPI, (it is ignored in slave mode). CSHOLD defines the behavior of the chip select line at the end of a data transfer.
			The chip select signal is deactivated at the end of a transfer after the T2CDELAY time has passed. If two consecutive transfers are dedicated to the same chip select this chip select signal will be deactivated for at least 2VCLK cycles before it is activated again.
			The chip select signal is held active at the end of a transfer until a control field with new data and control information is loaded into SPIDAT1. If the new chip select number equals the previous one, the active chip select signal is extended until the end of transfer with CSHOLD cleared, or until the chip-select number changes.
27	Reserved	0	Reads returns 0. Writes have no effect.
26	WDEL	0	Enable the delay counter at the end of the current transaction. <b>Note:</b> The WDEL bit is supported in master mode only. In slave mode, this bit will be ignored.
			No delay will be inserted. However, SPISCS pins will still be de-activated for at least for 2VCLK cycles if CSHOLD = 0.
			<b>Note:</b> The duration for which the SPISCS pin remains deactivated depends upon the time taken to supply a new word after completing the shift operation. If TXBUF is already full, then the SPISCS will be deasserted for at least two VCLK cycles (if WDEL = 0).
25-24	DFSEL	0	After a transaction, WDELAY of the corresponding data format will be loaded into the delay counter. No transaction will be performed until the WDELAY counter overflows. The SPISCS pins will be de-activated for at least (WDELAY + 2) * VCLK_Period duration.
			Data word format select
			Data word format 0 is selected
			Data word format 1 is selected
			Data word format 2 is selected
23-16	CSNR	0-FFh	Data word format 3 is selected
			Chip select number. CSNR defines the chip-select that will be activated during the data transfer. <b>Note:</b> Writing to only the control field does not initiate any SPI transfer in master mode. This feature can be used to set up SPICLK phase or polarity before actually starting the transfer by only updating the DFSEL fields in the control field to select the required phase/polarity combination.
15-0	TXDATA	0-FFFFh	<b>Transfer data.</b> When written, these bits are copied to the shift register if it is empty. If the shift register is not empty, then they are held in TXBUF. SPIEN must be set to 1 before this register can be written to. Writing a 0 to SPIEN forces the lower 16 bits of SPIDAT1 to 0x0000. Write to this register ONLY when using the automatic slave chip-select feature (see <a href="#">Section 25.2</a> ). A write to this register will drive the contents of CSNR[3:0] on the SPISCS[3:0] pins, if they are configured as functional pins. When this register is read, the contents of TXBUF, which holds the latest data written, will be returned. <b>Note:</b> Regardless of the character length, the transmit data should be right-justified before writing to the SPIDAT1 register.

### 25.9.17 SPI Receive Buffer Register (SPIBUF)

**Figure 25-42. SPI Receive Buffer Register (SPIBUF) [offset = 40h]**

31	30	29	28	27	26	25	24
RXEMPTY	RXOVR	TXFULL	BITERR	DESYNC	PARITYERR	TIMEOUT	DLENERR
R-1	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23			LCSNR				16
			R-0				
15			RXDATA				0
			R-0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-24. SPI Receive Buffer Register (SPIBUF) Field Descriptions**

Bit	Field	Value	Description
31	RXEMPTY	0 1	<p><b>Receive data buffer empty.</b> When the host reads the SPIBUF field or the entire SPIBUF register, it automatically sets the RXEMPTY flag. When a data transfer is completed, the received data is copied into SPIBUF, and the RXEMPTY flag is cleared.</p> <p>New data has been received and copied into the SPIBUF field.</p> <p>No data has been received since the last read of SPIBUF.</p> <p>This flag gets set to 1 under the following conditions:</p> <ul style="list-style-type: none"> <li>• Reading the RXDATA portion of the SPIBUF register.</li> <li>• Writing a 1 to clear the RXINTFLG bit in the SPI Flag Register (SPIFLG) register.</li> </ul> <p>Write-clearing the RXINTFLG bit before reading the SPIBUF indicates the received data is being ignored. Conversely, RXINTFLG can be cleared by reading the RXDATA portion of SPIBUF (or the entire register).</p>
30	RXOVR	0 1	<p>Receive data buffer overrun. When a data transfer is completed and the received data is copied into RXBUF while it is already full, RXOVR is set. Overruns always occur to RXBUF, not to SPIBUF; the contents of SPIBUF are overwritten only after it is read by the Peripheral(VBUSBP) master (CPU, DMA, or other host processor).</p> <p>If enabled, the RXOVRN interrupt is generated when RXBUF is overwritten, and reading either SPI Flag Register (SPIFLG) or SPIVECTx shows the RXOVRN condition. Two read operations from the SPIBUF register are required to reach the overwritten buffer word (one to read SPIBUF, which then transfers RXDATA into SPIBUF for the second read).</p> <p>This flag is cleared to 0 when the RXDATA is read.</p> <p><b>Note: A special condition under which RXOVR flag gets set. If both SPIBUF and RXBUF are already full and while another buffer receive is underway, if any errors such as TIMEOUT, BITERR and DLEN_ERR occur, then RXOVR in RXBUF and SPI Flag Register (SPIFLG) registers will be set to indicate that the status flags are getting overwritten by the new transfer. This overrun should be treated like a normal receive overrun.</b></p> <p>No receive data overrun condition occurred since last read of the data field.</p> <p>A receive data overrun condition occurred since last read of the data field.</p>
29	TXFULL	0 1	<p><b>Transmit data buffer full.</b> This flag is a read-only flag. Writing into the SPIDAT0 or SPIDAT1 field while the TX shift register is full will automatically set the TXFULL flag. Once the word is copied to the shift register, the TXFULL flag will be cleared. Writing to SPIDAT0 or SPIDAT1 when both TXBUF and the TX shift register are empty does not set the TXFULL flag.</p> <p>The transmit buffer is empty; SPIDAT0/SPIDAT1 is ready to accept a new data.</p> <p>The transmit buffer is full; SPIDAT0/SPIDAT1 is not ready to accept new data.</p>

**Table 25-24. SPI Receive Buffer Register (SPIBUF) Field Descriptions (continued)**

Bit	Field	Value	Description
28	BITERR	0	<b>Bit error.</b> There was a mismatch of internal transmit data and transmitted data. No bit error occurred. <b>Note:</b> This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		1	A bit error occurred. The SPI samples the signal of the transmit pins (master: SIMO <sub>x</sub> , slave: SOMI <sub>x</sub> ) at the receive point (one-half clock cycle after the transmit point). If the sampled value differs from the transmitted value, a bit error is detected and the BITERR flag is set. Possible reasons for a bit error include noise, an excessively high bit rate, capacitive load, or another master/slave trying to transmit at the same time.
27	DESYNC		<b>Desynchronization of slave device.</b> This bit is valid in master mode only. The master monitors the ENA signal coming from the slave device and sets the DESYNC flag if ENA is deactivated before the last reception point or after the last bit is transmitted plus $t_{T2EDELAY}$ . If DESYNCENA is set, an interrupt is asserted. Desynchronization can occur if a slave device misses a clock edge coming from the master. <b>Note:</b> In the Compatibility Mode MibSPI, under some circumstances it is possible for a desync error detected for the previous buffer to be visible in the current buffer. This is because the receive completion flag/interrupt is generated when the buffer transfer is completed. But desynchronization is detected after the buffer transfer is completed. So, if the VBUS master reads the received data quickly when an RXINT is detected, then the status flag may not reflect the correct desync condition. In multi-buffer mode, the desync flag is always guaranteed to be for the current buffer.
		0	No slave desynchronization detected. <b>Note:</b> This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		1	A slave device is desynchronized.
26	PARITYERR		<b>Parity error.</b> The calculated parity differs from the received parity bit. If the parity generator is enabled (selected individually for each buffer) an even or odd parity bit is added at the end of a data word. During reception of the data word, the parity generator calculates the reference parity and compares it to the received parity bit. If a mismatch is detected, the PARITYERR flag is set. <b>Note:</b> This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		0	No parity error detected.
		1	A parity error occurred.
25	TIMEOUT		Time-out because of non-activation of ENA pin. The SPI generates a time-out when the slave does not respond in time by activating the ENA signal after the chip select signal has been activated. If a time-out condition is detected, the corresponding chip select is deactivated immediately and the TIMEOUT flag is set. In addition, the TIMEOUT flag in the status field of the corresponding buffer and in the SPI Flag Register (SPIFLG) register is set. <b>This bit is valid only in master mode.</b> This flag is cleared to 0 when RXDATA portion of the SPIBUF register is read.
		0	No ENA-pin time-out occurred.
		1	An ENA signal time-out occurred.
24	DLENERR		<b>Data length error flag.</b> <b>Note:</b> This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		0	No data-length error has occurred.
		1	A data length error has occurred.
23-16	LCSNR	0-FFh	<b>Last chip select number.</b> LCSNR in the status field is a copy of CSNR in the corresponding control field. It contains the chip select number that was activated during the last word transfer.
15-0	RXDATA	0-FFFFh	<b>SPI receive data.</b> This is the received word, transferred from the receive shift-register at the end of a transfer. Regardless of the programmed character length and the direction of shifting, the received data is stored right-justified in the register.

### 25.9.18 SPI Emulation Register (SPIEMU)

**Figure 25-43. SPI Emulation Register (SPIEMU) [offset = 44h]**

31	Reserved	16
	R-0	
15	EMU_RXDATA	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-25. SPI Emulation Register (SPIEMU) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	EMU_RXDATA	0-FFFFh	<b>SPI receive data.</b> The SPI emulation register is a mirror of the SPIBUF register. The only difference between SPIEMU and SPIBUF is that a read from SPIEMU does not clear any of the status flags.

### 25.9.19 SPI Delay Register (SPIDELAY)

**Figure 25-44. SPI Delay Register (SPIDELAY) [offset = 48h]**

31	C2TDELAY	24	T2CDELAY	16
	R/W-0		R/W-0	
15	T2EDELAY	8	C2EDELAY	0
	R/W-0		R/W-0	





LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-26. SPI Delay Register (SPIDELAY) Field Descriptions**

Bit	Field	Value	Description
31-24	C2TDELAY	0-1FFh	<p><b>Chip-select-active to transmit-start delay.</b> See Figure 25-45 for an example. C2TDELAY is used only in master mode. It defines a setup time (for the slave device) that delays the data transmission from the chip select active edge by a multiple of VCLK cycles.</p> <p>The setup time value is calculated as follows.  <math>t_{C2TDELAY} = (C2TDELAY + 2) * VCLK\ Period</math></p> <p>Note: If C2TDELAY = 0, then <math>t_{C2TDELAY} = 0</math>.</p> <p>Example: VCLK = 25 MHz <math>\rightarrow</math> VCLK Period = 40ns; C2TDELAY = 07h;  <math>&gt; t_{C2TDELAY} = 360\ ns</math></p> <p>When the chip select signal becomes active, the slave has to prepare data transfer within 360 ns.</p> <p><b>Note:</b> If phase = 1, the delay between SPICS falling edge to the first edge of SPICLK will have an additional 0.5 SPICLK period delay. This delay is as per the SPI protocol.</p>

**Table 25-26. SPI Delay Register (SPIDELAY) Field Descriptions (continued)**

Bit	Field	Value	Description
23-16	T2CDELAY	0-1FFh	<p><b>Transmit-end-to-chip-select-inactive-delay.</b> See <a href="#">Figure 25-46</a> for an example. T2CDELAY is used only in master mode. It defines a hold time for the slave device that delays the chip select deactivation by a multiple of VCLK cycles after the last bit is transferred. The hold time value is calculated as follows:</p> $t_{T2CDELAY} = (T2CDELAY + 1) * VCLK \text{ Period}$ <p><b>Note: If T2CDELAY = 0, then } t_{T2CDELAY} = 0</b></p> <p>Example: VCLK = 25 MHz -&gt; VCLK Period = 40ns; T2CDELAY = 03h;  <math>&gt; t_{T2CDELAY} = 160 \text{ ns};</math></p> <p>After the last data bit (or parity bit) is being transferred the chip select signal is held active for 160 ns.</p> <p><b>Note: If phase = 0, then between the last edge of SPICLK and rise-edge of SPICS there will be an additional delay of 0.5 SPICLK period. This is as per the SPI protocol.</b></p> <p><b>Note: C2TDELAY and T2CDELAY counters do not count when SPIENA stops transmission.</b></p> <p>Both C2TDELAY and T2CDELAY counters do not have any dependency on the SPIENA pin value. Even if the SPIENA pin is asserted by the slave, the master will continue to delay the start of SPICLK until the C2TDELAY counter overflows.</p> <p>Similarly, even if the SPIENA pin is deasserted by the slave, the master will continue to hold the SPISCS pins active until the T2CDELAY counter overflows. In this way, it is guaranteed that the setup and hold times of the SPISCS pins are determined by the delay timers alone. To achieve better throughput, it should be ensured that these two timers are kept at the minimum possible values.</p>
15-8	T2EDELAY	0-1FFh	<p><b>Transmit-data-finished to ENA-pin-inactive time-out.</b> T2EDELAY is used in master mode only. It defines a time-out value as a multiple of SPI clock before SPIENA signal has to become inactive and after SPISCS becomes inactive. SPICLK depends on which data format is selected. If the slave device is missing one or more clock edges, it becomes de-synchronized. In this case, although the master has finished the data transfer, the slave is still waiting for the missed clock pulses and the ENA signal isn't disabled.</p> <p>The T2EDELAY defines a time-out value that triggers the DESYNC flag, if the SPIENA signal isn't deactivated in time. The DESYNC flag is set to indicate that the slave device did not de-assert its SPIENA pin in time to acknowledge that it received all bits of the sent word. See <a href="#">Figure 25-47</a> for an example of this condition.</p> <p><b>Note: DESYNC is also set if the SPI detects a de-assertion of SPIENA before the end of the transmission. The time-out value is calculated as follows:</b></p> $t_{T2EDELAY} = T2EDELAY / SPIclock$ <p>Example: SPIclock = 8 Mbit/s; T2EDELAY = 10h;  <math>&gt; t_{T2EDELAY} = 2 \mu\text{s};</math></p> <p>The slave device has to disable the ENA signal within 2 <math>\mu\text{s}</math>, otherwise DESYNC is set and an interrupt is asserted (if enabled).</p>
7-0	C2EDELAY	0-1FFh	<p><b>Chip-select-active to ENA-signal-active time-out.</b> C2EDELAY is used only in master mode and it applies only if the addressed slave generates an ENA signal as a hardware handshake response. C2EDELAY defines the maximum time between when the SPI activates the chip-select signal and the addressed slave has to respond by activating the ENA signal. C2EDELAY defines a time-out value as a multiple of SPI clocks. The SPI clock depends on whether data format 0 or data format 1 is selected. See <a href="#">Figure 25-48</a> for an example of this condition.</p> <p><b>Note: If the slave device does not respond with the ENA signal before the time-out value is reached, the TIMEOUT flag in the SPIFLG register is set and a interrupt is asserted (if enabled).</b></p> <p>If a time-out occurs, the SPI clears the transmit request of the timed-out buffer, sets the TIMEOUT flag for the current buffer, and continues with the transfer of the next buffer in the sequence that is enabled.</p> <p>The timeout value is calculated as follows: <math>t_{C2EDELAY} = C2EDELAY / SPIclock</math></p> <p>Example: SPIclock = 8 Mbit/s; C2EDELAY = 30 h;  <math>&gt; t_{C2EDELAY} = 6 \text{ ms};</math></p> <p>The slave device has to activate the ENA signal within 6 ms after the SPI has activated the chip select signal (SPISCS), otherwise the TIMEOUT flag is set and an interrupt is asserted (if enabled).</p>

**Figure 25-45. Example:  $t_{C2TDELAY} = 8$  VCLK Cycles**

**Figure 25-46. Example:  $t_{T2CDELAY} = 4$  VCLK Cycles**

**Figure 25-47. Transmit-Data-Finished-to-ENA-Inactive-Timeout**

**Figure 25-48. Chip-Select-Active-to-ENA-Signal-Active-Timeout**


### 25.9.20 SPI Default Chip Select Register (SPIDEF)

**Figure 25-49. SPI Default Chip Select Register (SPIDEF) [offset = 4Ch]**

31	Reserved		16
R-0			
15	8	7	0
Reserved		CSDEF	R/W-1
R-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-27. SPI Default Chip Select Register (SPIDEF) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	CDEF	0-FFh	Chip select default pattern. Master-mode only. The CSDEFx bits are output to the $\overline{\text{SPISCS}}$ pins when no transmission is being performed. It allows the user to set a programmable chip-select pattern that deselects all of the SPI slaves.
		0	$\overline{\text{SPISCS}}_x$ is set to 0 when no transfer is active.
		1	$\overline{\text{SPISCS}}_x$ is set to 1 when no transfer is active.

### 25.9.21 SPI Data Format Registers (SPIFMT)

**Figure 25-50. SPI Data Format Registers (SPIFMT[3:0]) [offset = 5Ch-50h]**

31									24
	WDELAY								
	R/WP-0								
23	22	21	20	19	18	17	16		
PARPOL	PARITYENA	WAITENA	SHIFTDIR	HDUPLEX_ENAx	DIS CS TIMERS	POLARITY	PHASE		
R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		
15			8	7	5	4			0
	PRESCALE			Reserved			CHARLEN		
	R/WP-0			R-0			R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 25-28. SPI Data Format Registers (SPIFMT[3:0]) Field Descriptions**

Bit	Field	Value	Description
31-24	WDELAY	0-3Fh	Delay in between transmissions for data format x (x= 0,1,2,3).Idle time that will be applied at the end of the current transmission if the bit WDEL is set in the current buffer. The delay to be applied is equal to: $\text{WDELAY} * P_{VCLK} + 2 * P_{VCLK}$ $P_{VCLK}$ -> Period of VCLK.
23	PARPOL	0	Parity polarity: even or odd. PARPOLx can be modified in privilege mode only. It can be used for data format x (x= 0,1,2,3).
		1	An even parity flag is added at the end of the transmit data stream. An odd parity flag is added at the end of the transmit data stream.
22	PARITYENA	0	Parity enable for data format x. No parity generation/ verification is performed for this data format.
		1	A parity bit is transmitted at the end of each transmitted word. At the end of a transfer the parity generator compares the received parity bit with the locally-calculated parity flag. If the parity bits do not match the RXERR flag is set in the corresponding control field. The parity type (even or odd) can be selected via the PARPOL bit. <b>Note:</b> If an uncorrectable error flag is set in a slave-mode SPI, then the wrong parity bit will be transmitted to indicate to the master that there has been some issue with the data parity. The SOMI pins will be forced to transmit all 0s, and the parity bit will be transmitted as 1 if even parity is selected and as 0 if odd parity is selected (using the PARPOLx bit of this register). This behavior occurs regardless of an uncorrectable parity error on either TXRAM or RXRAM.
21	WAITENA	0	The master waits for the ENA signal from slave for data format x. WAITENA is valid in master mode only. WAITENA enables a flexible SPI network where slaves with ENA signal and slaves without ENA signal can be mixed. WAITENA defines, for each transferred word, whether the addressed slave generates the ENA signal or not.
		1	The SPI does not wait for the ENA signal from the slave and directly starts the transfer. Before the SPI starts the data transfer it waits for the ENA signal to become low. If the ENA signal is not pulled down by the addressed slave before the internal time-out counter (C2EDELAY) overflows, then the master aborts the transfer and sets the TIMEOUT error flag.
20	SHIFTDIR	0	<b>Shift direction for data format x.</b> With bit SHIFTDIRx, the shift direction for data format x (x=0,1,2,3) can be selected.
		1	MSB is shifted out first. LSB is shifted out first.

**Table 25-28. SPI Data Format Registers (SPIFMT[3:0]) Field Descriptions (continued)**

Bit	Field	Value	Description
19	HDUPLEX_ENAx	0 1	<b>Half Duplex transfer mode enable for Data Format x.</b> This bit controls the I/O function of SOMI/SIMO lines for a specific requirement where in the case of Master mode, TX pin - SIMO will act as an RX pin, and in the case of Slave mode, RX pin - SIMO will act as a TX pin..  Normal Full Duplex transfer.  If MASTER = '1', SIMO pin will act as an RX pin (No TX possible) If MASTER = '0', SIMO pin will act as a TX pin (No RX possible).  For all normal operations, HDUPLEX_ENAx bits should always remain '0'. It is intended for the usage when the SIMO pin is used for both TX & RX operations at different times.
18	DIS CS TIMERS	0 1	<b>Disable chip-select timers for this format.</b> The C2TDELAY and T2CDELAY timers are by default enabled for all the data format registers. Using this bit, these timers can be disabled for a particular data format, if they are not required. When a master is handling multiple slaves, with varied set-up hold requirement, the application can selectively choose to include or not include the chip-select delay timers for any slaves.  Both C2TDELAY and T2CDELAY counts are inserted for the chip selects.  No C2TDELAY or T2CDELAY is inserted in the chip select timings.
17	POLARITY	0 1	<b>SPI data format x clock polarity.</b> POLARITYx defines the clock polarity of data format x. The following restrictions apply when switching clock phase and/or polarity: <ul style="list-style-type: none"><li>In 3-pin/4-pin with nENA pin configuration of a slave SPI, the clock phase and polarity cannot be changed on-the-fly between two transfers. The slave should be reset and reconfigured if clock phase/polarity needs to be switched. In summary, SPI format switching is not fully supported in slave mode.</li><li>Even while using chip select pins, the polarity of SPICLK can be switched only while the slave is not selected by a valid chip select. The master SPI should ensure that while switching SPICLK polarity, it has deselected all of its slaves. Otherwise, the switching of SPICLK polarity may be incorrectly treated as a clock edge by some slaves.</li></ul> If POLARITYx is cleared to 0, the SPI clock signal is low-inactive, that is, before and after data transfer the clock signal is low. If POLARITYx is set to 1, the SPI clock signal is high-inactive, that is, before and after data transfer the clock signal is high.
16	PHASE	0 1	<b>SPI data format x clock delay.</b> PHASEx defines the clock delay of data format x.  If PHASEx is cleared to 0, the SPI clock signal is not delayed versus the transmit/receive data stream. The first data bit is transmitted with the first clock edge and the first bit is received with the second (inverse) clock edge.  If PHASEx is set to 1, the SPI clock signal is delayed by a half SPI clock cycle versus the transmit/receive data stream. The first transmit bit has to output prior to the first clock edge. The master and slave receive the first bit with the first edge.
15-8	PRESCALE		SPI data format x prescaler. PRESCALEx determines the bit transfer rate of data format x if the SPI is the network master. PRESCALEx is used to derive SPICLK from VCLK. If the SPI is configured as slave, PRESCALEx <b>does not need</b> to be configured. The clock rate for data format x can be calculated as: $BR_{Formatx} = VBUSPCLK / (PRESCALEx \div 1)$ <b>Note:</b> When PRESCALEx is set to 0, the SPI clock rate defaults to VCLK/2.
7-5	Reserved	0	Read returns 0. Writes have no effect.
4-0	CHARLEN	0-1Fh	SPI data format x data-word length. CHARLENx defines the word length of data format x. Legal values are 0x02 (data word length = 2 bit) to 10h (data word length = 16). Illegal values, such as 00 or 1Fh are not allowed; their effect is indeterminate.

### 25.9.22 Interrupt Vector 0 (INTVECT0)

**NOTE:** The TG interrupt is not available in MibSPI in compatibility mode. Therefore, there is no possibility to access this register in compatibility mode.

**Figure 25-51. Interrupt Vector 0 (NTVECT0) [offset = 60h]**

31	Reserved		R-0		16
15	Reserved	6	5	1	0
	R-0		R-0		R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-29. Transfer Group Interrupt Vector 0 (INTVECT0)**

Bit	Field	Value	Description
31-6	Reserved	0	Read returns 0. Writes have no effect.
5-1	INTVECT0	0	INTVECT0. Interrupt vector for interrupt line INT0.  Returns the vector of the pending interrupt at interrupt line INT0. If more than one interrupt is pending, INTVECT0 always references the highest prior interrupt source first.  <b>Note:</b> This field reflects the status of the SPIFLG register in vector format. Any updates to the SPIFLG register will automatically cause updates to this field.
		1h ÷ x	0 There is no pending interrupt. 1h ÷ x Transfer group x (x=0,...,15) has a pending interrupt. SUSPEND0 reflects the type of interrupt ( <i>suspended</i> or <i>finished</i> ). 11h Error Interrupt pending. The lower half of SPIFLG contains more details about the type of error. 13h The pending interrupt is a "Receive Buffer Overrun" interrupt. 12h <b>SPI mode:</b> The pending interrupt is a "Receive Buffer Full" interrupt. <b>Mib mode:</b> Reserved. This bit combination should not occur. 14h <b>SPI mode:</b> The pending interrupt is a "Transmit Buffer Empty" interrupt. <b>Mib mode:</b> Reserved. This bit combination should not occur. All Other Combinations <b>SPI mode:</b> Reserved. These bit combinations should not occur.
0	SUSPEND0	0	Transfer suspended / Transfer finished interrupt flag.  Every time INTVECT0 is read by the host, the corresponding interrupt flag of the referenced transfer group is cleared and INTVECT0 is updated with the vector coming next in the priority chain.
		0	The interrupt type is a "transfer finished" interrupt. In other words, the buffer array referenced by INTVECT0 has asserted an interrupt because all of data from the transfer group has been transferred.
		1	The interrupt type is a "transfer suspended" interrupt. In other words, the transfer group referenced by INTVECT0 has asserted an interrupt because the buffer to be transferred next is in "suspend-to-wait" mode.

**NOTE:** Reading from the INTVECT0 register when "Transmit Empty" is indicated does not clear the TXINTFLG flag in the SPI Flag Register (SPIFLG) register. Writing a new word to the SPIDATx register clears the "Transmit Empty" interrupt.

**NOTE:** In multi-buffer mode, INTVECT0 contains the interrupt for the highest priority transfer group. A read from INTVECT0 automatically causes the next-highest priority transfer group's interrupt status to get loaded into INTVECT0 and its corresponding SUSPEND flag to get loaded into SUSPEND0. The transfer group with the lowest number has the highest priority, and the transfer group with the highest number has the lowest priority.

Reading the INTVECT0 register when the RXOVRN interrupt is indicated in multi-buffer mode does not clear the RXOVRN flag and hence does not clear the vector. The RXOVRN interrupt vector may be cleared in multi-buffer mode either by write-clearing the RXOVRN flag in the SPI Flag Register (SPIFLG) register or by reading the RXRAM Overrun Buffer Address Register (RXOVRN\_BUF\_ADDR) register.

### 25.9.23 Interrupt Vector 1 (INTVECT1)

**NOTE:** The TG interrupt is not available in SPI in compatibility mode compatibility mode. Therefore, there is no possibility to access this register in compatibility mode.

**Figure 25-52. Interrupt Vector 1 (INTVECT1) [offset = 64h]**

31	Reserved		16
	R-0		
15	Reserved	6 5	1 0
	R-0	INTVECT1	SUSPEND1
	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-30. Transfer Group Interrupt Vector 1 (INTVECT1)**

Bit	Field	Value	Description
31-6	Reserved	0	Read returns 0. Writes have no effect.
5-1	INTVECT1		<p>INTVECT1. Interrupt vector for interrupt line INT1.            Returns the vector of the pending interrupt at interrupt line INT1. If more than one interrupt is pending, INTVECT1 always references the highest prior interrupt source first.</p> <p><b>Note:</b> This field reflects the status of the SPIFLG register in vector format. Any updates to the SPIFLG register will automatically cause updates to this field.</p> <p>0 There is no pending interrupt. <b>SPI mode only.</b></p> <p>11h Error Interrupt pending. The lower half of SPIINT1 contains more details about the type of error. <b>SPI mode only.</b></p> <p>13h The pending interrupt is a "Receive Buffer Overrun" interrupt. <b>SPI mode only.</b></p> <p>12h The pending interrupt is a "Receive Buffer Full" interrupt. <b>SPI mode only.</b></p> <p>14h The pending interrupt is a "Transmit Buffer Empty" interrupt. <b>SPI mode only.</b></p> <p>All Other Combinations Reserved. These bit combinations should not occur. <b>SPI mode only.</b></p>
0	SUSPEND1		<p>Transfer suspended / Transfer finished interrupt flag.            Every time INTVECT1 is read by the host, the corresponding interrupt flag of the referenced transfer group is cleared and INTVECT1 is updated with the vector coming next in the priority chain.</p> <p>0 The interrupt type is a "transfer finished" interrupt. In other words, the buffer array referenced by INTVECT1 has asserted an interrupt because all of data from the transfer group has been transferred.</p> <p>1 The interrupt type is a "transfer suspended" interrupt. In other words, the transfer group referenced by INTVECT1 has asserted an interrupt because the buffer to be transferred next is in "suspend-to-wait" mode.</p>

---

**NOTE:** Reading from the INTVECT1 register when "Transmit Empty" is indicated does not clear the TXINTFLG flag in the SPI Flag Register (SPIFLG) register. Writing a new word to the SPIDATx register clears the "Transmit Empty" interrupt.

---

**NOTE:** In multi-buffer mode, INTVECT1 contains the interrupt for the highest priority transfer group. A read from INTVECT1 automatically causes the next-highest priority transfer group's interrupt status to get loaded into INTVECT1 and its corresponding SUSPEND flag to get loaded into SUSPEND1. The transfer group with the lowest number has the highest priority, and the transfer group with the highest number has the lowest priority.

Reading the INTVECT1 register when the RXOVRN interrupt is indicated in multi-buffer mode does not clear the RXOVRN flag and hence does not clear the vector. The RXOVRN interrupt vector may be cleared in multi-buffer mode either by write-clearing the RXOVRN flag in the SPI Flag Register (SPIFLG) register or by reading the RXOVERN\_BUF\_ADDR register.

---

#### 25.9.24 Parallel/Modulo Mode Control Register (SPIPMCTRL)

---

**NOTE:** Do not configure MODCLKPOLx and MMODEEx bits since this device does not support modulo mode.

---

**NOTE:** The bits of this register are used in conjunction with the SPIFMTx registers. Each byte of this register corresponds to one of the SPIFMTx registers.

1. Byte0 (Bits 7:0) are used when SPIFMT0 register is selected by DFSEL[1:0] = 00 in the control field of a buffer.
  2. Byte1 (Bits 15:8) are used when SPIFMT1 register is selected by DFSEL[1:0] = 01 in the control field of a buffer.
  3. Byte2 (Bits 23:16) are used when SPIFMT2 register is selected by DFSEL[1:0] = 10 in the control field of a buffer.
  4. Byte3 (Bits31:24) are used when SPIFMT3 register is selected by DFSEL[1:0] = 11 in the control field of a buffer.
- 

**Figure 25-53. Parallel/Modulo Mode Control Register (SPIPMCTRL) [offset = 6Ch]**

31	30	29	28	26	25	24
Reserved	MODCLKPOL3		MMODE 3		PMODE 3	
R-0	R/WP-0		R/WP-0		R/WP-0	
23	22	21	20	18	17	16
Reserved	MODCLKPOL2		MMODE 2		PMODE 2	
R-0	R/WP-0		R/WP-0		R/WP-0	
15	14	13	12	10	9	8
Reserved	MODCLKPOL1		MMODE 1		PMODE 1	
R-0	R/WP-0		R/WP-0		R/WP-0	
7	6	5	4	2	1	0
Reserved	MODCLKPOL0		MMODE 0		PMODE 0	
R-0	R/WP-0		R/WP-0		R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 25-31. SPI Parallel/Modulo Mode Control Register (SPIPMCTRL) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0. Writes have no effect.
29	MOD CLK POL 3	0 1	Modulo mode SPICLK polarity. This bit determines the polarity of the SPICLK in modulo mode only. If the MMODE[2:0] bits are 000, this bit will be ignored. Normal SPICLK in all the modes.
			Polarity of the SPICLK will be inverted if Modulo mode is selected.
28-26	MMODE 3	0 1h 2h 3h 4h 5h 6h-7h	These bits determine whether the SPI/MibSPI operates with 1, 2, 4, 5, or 6 data lines (if modulo option is supported by the module). Normal single dataline mode - Default (PMODE should be set to 00) 2-data line mode (PMODE should be set to 00) 3-data line mode (PMODE should be set to 00) 4-data line mode (PMODE should be set to 00) 5-data line mode (PMODE should be set to 00) 6-data line mode (PMODE should be set to 01) Reserved
25-24	PMODE 3	0 1h 2h 3h	Parallel mode bits determine whether the SPI/MibSPI operates with 1, 2, 4 or 8 data lines. 0 = normal operation/1-data line (MMODE should be set to 000) 1h = 2-data line mode (MMODE should be set to 000) 2h = 4-data line mode (MMODE should be set to 000) 3h = 8-data line mode (MMODE should be set to 000)
23-22	Reserved	0	Read returns 0. Writes have no effect.
21	MOD CLK POL 2	0 1	Modulo mode SPICLK polarity. This bit determines the polarity of the SPICLK in modulo mode only. If the MMODE[2:0] bits are 000, this bit will be ignored. Normal SPICLK in all the modes.
			Polarity of the SPICLK will be inverted if Modulo mode is selected.
20-18	MMODE 2	0 1h 2h 3h 4h 5h 6h-7h	These bits determine whether the SPI/MibSPI operates with 1, 2, 4, 5, or 6 data lines (if modulo option is supported by the module). 000 = 1-data line Mode - Default (PMODE should be set to 00) 001 = 2-data line Mode (PMODE should be set to 00) 3-data line mode (PMODE should be set to 00) 4-data line mode (PMODE should be set to 00) 5-data line mode (PMODE should be set to 00) 6-data line mode (PMODE should be set to 01) Reserved
17-16	PMODE 2	0 1h 2h 3h	Parallel mode bits determine whether the SPI/MibSPI operates with 1, 2, 4 or 8 data lines. 0 = normal operation/1-data line (MMODE should be set to 000) 1h = 2-data line mode (MMODE should be set to 000) 2h = 4-data line mode (MMODE should be set to 000) 3h = 8-data line mode (MMODE should be set to 000)
15-12	Reserved	0	Read returns 0. Writes have no effect.
13	MOD CLK POL 1	0 1	Modulo mode SPICLK polarity. This bit determines the polarity of the SPICLK in modulo mode only. If the MMODE[2:0] bits are 000, this bit will be ignored. Normal SPICLK in all the modes.
			Polarity of the SPICLK will be inverted if Modulo mode is selected.

**Table 25-31. SPI Parallel/Modulo Mode Control Register (SPIPMCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
12-10	MMODE 1	0 1h 2h 3h 4h 5h 6h-7h	These bits determine whether the SPI/MibSPI operates with 1, 2, 4, 5, or 6 data lines (if modulo option is supported by the module). 0 = 1-data line mode - default (PMODE should be set to 00) 1h = 2-data line mode (PMODE should be set to 00) 2h = 3-data line mode (PMODE should be set to 00) 3h = 4-data line mode (PMODE should be set to 00) 4h = 5-data line mode (PMODE should be set to 00) 5h = 6-data line mode (PMODE should be set to 01) Reserved
9-8	PMODE 1	0 1h 2h 3h	Parallel mode bits determine whether the SPI/MibSPI operates with 1, 2, 4 or 8 data lines. 0 = normal operation/1-data line (MMODE should be set to 000) 1h = 2-data line mode (MMODE should be set to 000) 2h = 4-data line mode (MMODE should be set to 000) 3h = 8-data line mode (MMODE should be set to 000)
7-6	Reserved	0	Read returns 0. Writes have no effect.
5	MOD CLK POL 0	0 1	Modulo mode SPICLK polarity. This bit determines the polarity of the SPICLK in modulo mode only. If the MMODE[2:0] bits are 000, this bit will be ignored. 0 = Normal SPICLK in all the modes. 1 = Polarity of the SPICLK will be inverted if Modulo mode is selected.
4-2	MMODE 0	0 1h 2h 3h 4h 5h 6h-7h	These bits determine whether the SPI/MibSPI operates with 1, 2, 4, 5, or 6 data lines (if modulo option is supported by the module). 0 = 1-data line mode - default (PMODE should be set to 00) 1h = 2-data line mode (PMODE should be set to 00) 2h = 3-data line mode (PMODE should be set to 00) 3h = 4-data line mode (PMODE should be set to 00) 4h = 5-data line mode (PMODE should be set to 00) 5h = 6-data line mode (PMODE should be set to 01) Reserved
1-0	PMODE 0	0 1h 2h 3h	Parallel mode bits determine whether the SPI/MibSPI operates with 1, 2, 4 or 8 data lines. 0 = normal operation/1-data line (MMODE should be set to 000) 1h = 2-data line mode (MMODE should be set to 000) 2h = 4-data line mode (MMODE should be set to 000) 3h = 8-data line mode (MMODE should be set to 000)

## 25.9.25 Multi-buffer Mode Enable Register (MIBSPIE)

**NOTE: Accessibility of Multi-Buffer RAM**

The multi-buffer RAM is not accessible unless the MSPIENA bit set to 1. The only exception to this is in test mode, where, by setting RXRAMACCESS to 1, the multi-buffer RAM can be fully accessed for both read and write.

**Figure 25-54. Multi-buffer Mode Enable Register (MIBSPIE) [offset = 70h]**

31	Reserved	R-0	17	16	R/W
15	Reserved	R-0	1	0	R/W

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 25-32. Multi-buffer Mode Enable Register (MIBSPIE) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reads returns 0. Writes have no effect.
16	RXRAM ACCESS	0 1	<b>Receive-RAM access control.</b> During normal operating mode of SPI, the receive data/status portion of multi-buffer RAM is read-only. To enable testing of receive RAM, direct read/write access is enabled by setting this bit.  0 The RX portion of multi-buffer RAM is not writable by the CPU. 1 The whole of multi-buffer RAM is fully accessible for read/write by the CPU.  <b>Note:</b> The RX RAM ACCESS bit remains 0 after reset and it should remain set to 0 at all times, except when testing the RAM. SPI should be given a local reset by using the nRESET (SPIGCR0[0]) bit after RAM testing is performed so that the multi-buffer RAM gets re-initialized.
15-1	Reserved	0	Reads returns 0. Writes have no effect.
0	MSPIENA	0 1	Multi-buffer mode enable. After power-up or reset, MSPIENA remains cleared, which means that the SPI runs in compatibility mode by default. If multi-buffer mode is desired, this register should be configured first after configuring the SPICR0 register. If MSPIENA is not set to 1, the multi-buffer mode registers are not writable.  0 The SPI runs in compatibility mode, that is, in this mode the MibSPI is fully code-compliant to the standard device SPI. No multi-buffered-mode features are supported. 1 The SPI is configured to run in multi-buffer mode.

**NOTE: Accessibility of Registers**

Registers from this offset address onwards are not accessible in SPI compatibility mode. They are accessible only in the multi-buffer mode.

### 25.9.26 TG Interrupt Enable Set Register (TGITENST)

The register TGITENST contains the TG interrupt enable flags for transfer-finished and for transfer-suspended events. Each of the enable bits in the higher half-word and the lower half-word of TGITENST belongs to one TG.

The register map shown in [Figure 25-55](#) and [Table 25-33](#) represents a super-set device with the maximum number of TGs (16) assumed. The actual number of bits available varies per device.

**Figure 25-55. TG Interrupt Enable Set Register (TGITENST) [offset = 74h]**

31	SETINTENRDY	16
	R/W-0	
15	SETINTENSUS	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-33. TG Interrupt Enable Set Register (TGITENST) Field Descriptions**

Bit	Field	Value	Description
31-16	SET INTENRDY	0	TG interrupt set (enable) when transfer finished. <i>Read:</i> The TGx-completed interrupt is disabled. This interrupt does not get generated when TGx completes. <i>Write:</i> A write of 0 to this bit has no effect.
		1	<i>Read:</i> The TGx-completed interrupt is enabled. The interrupt gets generated when TGx completes. <i>Write:</i> Enable the TGx-completed interrupt. The interrupt gets generated when TGx completes.
15-0	SET INTENSUS	0	TG interrupt set (enabled) when transfer suspended <i>Read:</i> The TGx-completed interrupt is disabled. This interrupt does not get generated when TGx is suspended. <i>Write:</i> A write of 0 to this bit has no effect.
		1	<i>Read:</i> The TGx-completed interrupt is enabled. The interrupt gets generated when TGx is suspended. <i>Write:</i> Enable the TGx-completed interrupt. The interrupt gets generated when TGx is suspended.

### 25.9.27 TG Interrupt Enable Clear Register (TGITENCR)

The register TGITENCR is used to clear the interrupt enables for the TG-completed interrupt and the TG-suspended interrupts.

The register map shown in [Figure 25-56](#) and [Table 25-34](#) represents a super-set device with the maximum number of TGs (16) assumed. The actual number of bits available varies per device.

**Figure 25-56. TG Interrupt Enable Clear Register (TGITENCR) [offset = 78h]**

31	CLRINTENRDY	16
	R/W-0	
15	CLRINTENSUS	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-34. TG Interrupt Enable Clear Register (TGITENCR) Field Descriptions**

Bit	Field	Value	Description
31-16	CLR INTENRDY	0	TG interrupt clear (disabled) when transfer finished. <i>Read:</i> The TGx-completed interrupt is disabled. This interrupt does not get generated when TGx completes. <i>Write:</i> A write of 0 to this bit has no effect.
		1	<i>Read:</i> The TGx-completed interrupt is enabled. The interrupt gets generated when TGx completes. <i>Write:</i> Disable the TGx-completed interrupt. The interrupt gets generated when TGx completes.
15-0	CLR INTENSUS	0	TG interrupt clear (disabled) when transfer suspended. <i>Read:</i> The TGx-completed interrupt is disabled. This interrupt does not get generated when TGx is suspended. <i>Write:</i> A write of 0 to this bit has no effect.
		1	<i>Read:</i> The TGx-completed interrupt is enabled. The interrupt gets generated when TGx is suspended. <i>Write:</i> Disable the TGx-completed interrupt. The interrupt gets generated when TGx is suspended.

### 25.9.28 Transfer Group Interrupt Level Set Register (TGITLVST)

The register TGITLVST sets the level of interrupts for transfer completed interrupt and for transfer suspended interrupt to level 1.

The register map shown in [Figure 25-57](#) and [Table 25-35](#) represents a super-set device with the maximum number of TGS (16) assumed. The actual number of bits available varies per device.

**Figure 25-57. Transfer Group Interrupt Level Set Register (TGITLVST) [offset = 7Ch]**

31	SETINTLVLRDY	16
	R/W-0	
15	SETINTLVLSUS	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-35. Transfer Group Interrupt Level Set Register (TGITLVST) Field Descriptions**

Bit	Field	Value	Description
31-16	SET INTLVLRDY	0	Transfer-group completed interrupt level set. <i>Read:</i> The TGx-completed interrupt is set to INT0. <i>Write:</i> A write of 0 to this bit has no effect.
		1	<i>Read:</i> The TGx-completed interrupt is set to INT1. <i>Write:</i> Set the TGx-completed interrupt to INT1.
15-0	SET INTLVLSUS	0	Transfer-group suspended interrupt level set. <i>Read:</i> TGx-suspended interrupt is set to INT0. <i>Write:</i> A write of 0 to this bit has no effect.
		1	<i>Read:</i> The TGx-suspended interrupt is set to INT1. <i>Write:</i> Set the TGx-suspended interrupt to INT1.

### 25.9.29 Transfer Group Interrupt Level Clear Register (TGITLVCR)

The register TGITLVCR clears the level of interrupts for transfer completed interrupt and for transfer suspended interrupt to level 0.

The register map shown in [Figure 25-58](#) and [Table 25-36](#) represents a super-set device with the maximum number of TGs (16) assumed. The actual number of bits available varies per device.

**Figure 25-58. Transfer Group Interrupt Level Clear Register (TGITLVCR) [offset = 80h]**

31	CLRINTLVRDY	16
	R/W-0	
15	CLRINTLVLSUS	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-36. Transfer Group Interrupt Level Clear Register (TGITLVCR) Field Descriptions**


Bit	Field	Value	Description
31-16	CLR INTLVRDY	0	Transfer-group completed interrupt level clear. <i>Read:</i> The TGx-completed interrupt is set to INT0. <i>Write:</i> A write of 0 to this bit has no effect.
		1	<i>Read:</i> The TGx-completed interrupt is set to INT1. <i>Write:</i> Set the TGx-completed interrupt to INT0.
15-0	CLR INTLVLSUS	0	Transfer group suspended interrupt level clear. <i>Read:</i> TGx-suspended interrupt is set to INT0. <i>Write:</i> A write of 0 to this bit has no effect.
		1	<i>Read:</i> The TGx-suspended interrupt is set to INT1. <i>Write:</i> Set the TG-x suspended interrupt INT0.

### 25.9.30 Transfer Group Interrupt Flag Register (TGINTFLAG)

The TGINTFLAG register comprises the transfer group interrupt flags for transfer-completed interrupts (INTFLGRDY $x$ ) and for transfer-suspended interrupts (INTFLGSUS $x$ ). Each of the interrupt flags in the higher half-word and the lower half-word of TGINTFLAG belongs to one TG.

The register map shown in [Figure 25-59](#) and [Table 25-37](#) represents a super-set device with the maximum number of TGs (16) assumed. The actual number of bits available varies per device.

**Figure 25-59. Transfer Group Interrupt Flag Register (TGINTFLAG) [offset = 84h]**



LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 25-37. Transfer Group Interrupt Level Clear Register (TGITLVCR) Field Descriptions**


Bit	Field	Value	Description
31-16	INTFLGRDY		<p>Transfer-group interrupt flag for a transfer-completed interrupt.</p> <p><b>Note: Read Clear Behavior.</b> Reading the interrupt vector registers TGINTVECT0 or TGINTVECT1 automatically clears the interrupt flag bit INTFLGRDY<math>x</math> referenced by the vector number given by INTVECT0/INTVECT1 bits, if the SUSPEND[0:1] bit in the vector registers is 0.</p> <p><i>Read:</i> No transfer-completed interrupt occurred since last clearing of the INTFLGRDY<math>x</math> flag.</p> <p><i>Write:</i> A write of 0 to this bit has no effect.</p> <p><i>Read:</i> A transfer finished interrupt from transfer group <math>x</math> occurred. No matter whether the interrupt is enabled or disabled (INTENRDY<math>x</math> = don't care) or whether the interrupt is mapped to INT0 or INT1, INTFLGRDY<math>x</math> is set right after the transfer from TG<math>x</math> is finished.</p> <p><i>Write:</i> The corresponding bit flag is cleared.</p>
15-0	INTFLGSUS		<p>Transfer-group interrupt flag for a transfer-suspend interrupt.</p> <p><b>Note: Read Clear Behavior.</b> Reading the interrupt vector registers TGINTVECT0 or TGINTVECT1 automatically clears the interrupt flag bit INTFLGSUS<math>x</math> referenced by the vector number given by INTVECT0/INTVECT1 bits, if the SUSPEND[0:1] bit in the corresponding vector registers is 1.</p> <p><i>Read:</i> No transfer-suspended interrupt occurred since the last clearing of the INTFLGSUS<math>x</math> flag.</p> <p><i>Write:</i> A write of 0 to this bit has no effect.</p> <p><i>Read:</i> A transfer-suspended interrupt from TG<math>x</math> occurred. No matter whether the interrupt is enabled or disabled (INTENSUS<math>x</math> = don't care) or whether the interrupt is mapped to INT0 or INT1, INTFLGSUS<math>x</math> is set right after the transfer from transfer group <math>x</math> is suspended.</p> <p><i>Write:</i> The corresponding bit flag is cleared.</p>

### 25.9.31 Tick Count Register (TICKCNT)

One of the trigger sources for TGs is an internal periodic time trigger. This time trigger is called a tick counter and is basically a down-counter with a preload/reload value. Every time the tick counter detects an underflow it reloads the initial value and toggles the trigger signal provided to the TGs.

The trigger signal, shown in Figure 25-60 as a square wave, illustrates the different trigger event types for the TGs (for example, rising edge, falling edge, and both edges).

**Figure 25-60. Tick Counter Operation**



This register is shown in Figure 25-61 and described in Table 25-38.

**Figure 25-61. Tick Count Register (TICKCNT) [offset = 90h]**

31	30	29	28	27	16
TICKENA	RELOAD	CLKCTRL			Reserved
R/W-0	R/S-0	R/W-0			R-0
15					0
			TICKVALUE		
				R/W-0	

LEGEND: R = Read only; R/W = Read/Write; S = Set; -n = value after reset

**Table 25-38. Tick Count Register (TICKCNT) Field Descriptions**

Bit	Field	Value	Description
31	TICKENA	0	Tick counter enable. The internal tick counter is disabled. The counter value remains unchanged.
		1	<b>Note:</b> When the tick counter is disabled, the trigger signal is forced low. The internal tick counter is enabled and is clocked by the clock source selected by CLKCTRL[1:0]. When the tick counter is enabled it starts down-counting from its current value. When TICKENA goes from 0 to 1, the tick counter is automatically loaded with the contents of TICKVALUE.
30	RELOAD		<b>Pre-load the tick counter.</b> RELOAD is a set-only bit; writing a 1 to it reloads the tick counter with the value stored in TICKVALUE. Reading RELOAD always returns a 0. <b>Note:</b> When the tick counter is reloaded by the RELOAD bit, the trigger signal is not toggled.
29-28	CLKCTRL	0 1h 1h 3h	<b>Tick counter clock source control.</b> CLKCTRL defines the clock source that is used to clock the internal tick counter. SPICLK of data word format 0 is selected as the clock source of the tick counter SPICLK of data word format 1 is selected as the clock source of the tick counter SPICLK of data word format 2 is selected as the clock source of the tick counter SPICLK of data word format 3 is selected as the clock source of the tick counter
27-16	Reserved	0	Read returns 0. Writes have no effect.
15-0	TICKVALUE	0-FFFFh	<b>Initial value for the tick counter.</b> TICKVALUE stores the initial value for the tick counter. The tick counter is loaded with the contents of TICKVALUE every time an underflow condition occurs and every time the RELOAD flag is set by the host.

### 25.9.32 Last TG End Pointer (LTGPEND)

**Figure 25-62. Last TG End Pointer (LTGPEND) [offset = 94h]**

31	29	28	24	23	16
Reserved	TG IN SERVICE			Reserved	
R-0	R-0			R-0	
15	14		8	7	0
Rsvd.	LPEND			Reserved	
R-0	R/W-0			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-39. Last TG End Pointer (LTGPEND) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Reads returns 0. Writes have no effect.
28-24	TG IN SERVICE	0 1h ... 10h 11h-1Fh	The TG number currently being serviced by the sequencer. These bits indicate the current TG that is being serviced. This field can generally be used for code debugging.  0 No TG is being serviced by the sequencer. 1h TG0 is being serviced by the sequencer. ... 10h TG15 is being serviced by the sequencer. <b>Note: The number of transfer groups varies by device.</b> Invalid values
23-15	Reserved	0	Reads returns 0. Writes have no effect.
14-8	LPEND	0-7Fh	<b>Last TG end pointer.</b> Usually the TG end address (PEND) is inherently defined by the start value of the starting pointer of the subsequent TG (PSTART). The TG ends one word before the next TG starts ( $\text{PEND}[x]=\text{PSTART}[x+1]-1$ ). For a full configuration of MibSPI, the last TG has no subsequent TG, that is, no end address is defined. Therefore LPEND has to be programmed to specify explicitly the end address of the last TG.  <b>Note: LPEND allows SW compatibility for MibSPI variants. Because of software compatibility reasons, the last TG end address has to be configurable; otherwise a super-set MibSPI cannot emulate a MibSPI with less TGs without software changes.</b>  <b>Note: The number of transfer groups varies by device, thus the last TG also varies by device.</b>
7-0	Reserved	0	Reads returns 0. Writes have no effect.

### 25.9.33 TGx Control Registers (TGxCTRL)

Each TG can be configured via one dedicated control register. The register description below shows one control register(x) which is identical for all TGs. For example, the control register for TG 2 is named TG2CTRL and is located at *base address+98h+4\*2*. The actual number of available control registers varies by device.

**Figure 25-63. MibSPI TG Control Registers (TGxCTRL) [offsets = 98h-D4h]**

31	30	29	28	27	24	23	20	19	16
TGENA	ONESHOT	PRST	TGTD	Reserved		TRIGEVT		TRIGSRC	
R/W-0	R/W-0	R/W-0	R-0	R-0		R/W-0		R/W-0	
15	14				8	7	6		0
Rsvd.		PSTART		Rsvd.			PCURRENT		
		R-0		R/W-0		R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-40. TG Control Registers (TGxCTRL) Field Descriptions**

Bit	Field	Value	Description
31	TGENA		TGx enable. If the correct event (TRIGEVTx) occurs at the selected source (TRIGSRCx) a group transfer is initiated if no higher priority TG is in active transfer mode or if one or more higher-priority TGs are in transfer-suspend mode. Disabling a TG while a transfer is ongoing will finish the ongoing word transfer but not the whole group transfer. 0 TGx is disabled. 1 TGx is enabled.
30	ONESHOTx		Single transfer for TGx. 0 TGx initiates a transfer every time a trigger event occurs and TGENA is set. 1 A transfer from TGx will be performed only once (one shot) after a valid trigger event at the selected trigger source. After the transfer is finished the TGENAx control bit will be cleared and therefore no additional transfer can be triggered before the host enables the TG again. This one shot mode ensures that after one group transfer the host has enough time to read the received data and to provide new transmit data.
29	PRSTx		TGx pointer reset mode. Configures the way to resolve trigger events during an ongoing transfer. This bit is meaningful only for level-triggered TGs. Edge-triggered TGs cannot be restarted before their completion by another edge. The PRST bit will have no effect on this behavior. <b>Note:</b> When the PRST bit is set, if the buffer being transferred at the time of a new trigger event is a LOCK, CSHOLD or NOBRK buffer, then only after finishing those transfers, the TG will be restarted. This means that even if the TG is retrigged, the TG will only be restarted after finishing the transfer of the first non-LOCK or non-CSHOLD buffer. In the case of the NOBRK buffer, after completing the ICOUNT number of transfers, the TG will be restarted from its PSTART. This means that TX control fields such as LOCK and CSHOLD, and DMA control fields such as NOBRK have higher priority over anything else. They have the capability to delay the restart of the TG even if it is retrigged when PRST is 1. 0 If a trigger event occurs during a transfer from TGx, the event is ignored and is not stored internally. The TGx transfer has priority over additional trigger events. 1 The TGx pointer (PCURRENTx) will be reset to the start address (PSTARTx) when a valid trigger event occurs at the selected trigger source while a transfer from the same TG is ongoing. Every trigger event resets PCURRENTx no matter whether the concerned TG is in transfer mode or not. The trigger events have priority over the ongoing transfer.
28	TGTDx		TG triggered. 0 TGx has not been triggered or is no longer waiting for service. 1 TGx has been triggered and is either currently being serviced or waiting for servicing.
27-24	Reserved	0	Read returns 0. Writes have no effect.

**Table 25-40. TG Control Registers (TGxCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description																											
23-20	TRIGEVTx		<p>Type of trigger event. A level-triggered TG can be stopped by de-activating the level trigger. However, the following restrictions apply.</p> <ul style="list-style-type: none"> <li>Deactivating the level trigger for a TG during a NOBRK transfer does not stop the transfers until all of the ICOUNT number of buffers are transferred for the NOBRK buffer. Once a NOBRK buffer is prefetched, the trigger event loses control over the TG until the NOBRK buffer transfer is completed.</li> <li>Once the transfer of a buffer with CSHOLD or LOCK bit set starts, deactivating the trigger level does not stop the transfer until the sequencer completes the transfer of the next non-CSHOLD or non-LOCK buffer in the same TG.</li> <li>Once the last buffer in a TG is pre-fetched, de-activating the trigger level does not stop the transfer group until the last buffer transfer is completed. This means even if the trigger level is deactivated at the beginning of the penultimate (one-before-last) buffer transfer, the sequencer continues with the same TG until it is completed.</li> </ul> <table> <tr> <td>0</td> <td>never</td> <td>Never trigger TGx. This is the default value after reset.</td> </tr> <tr> <td>1h</td> <td>rising edge</td> <td>A rising edge (0 to 1) at the selected trigger source (TRIGSRCx) initiates a transfer for TGx</td> </tr> <tr> <td>2h</td> <td>falling edge</td> <td>A falling edge (1 to 0) at the selected trigger source (TRIGSRCx) initiates a transfer for TGx</td> </tr> <tr> <td>3h</td> <td>both edges</td> <td>Rising and falling edges at the selected trigger source (TRIGSRCx) initiates a transfer for TGx</td> </tr> <tr> <td>4h</td> <td>Reserve d</td> <td></td> </tr> <tr> <td>5h</td> <td>high-active</td> <td>While the selected trigger source (TRIGSRCx) is at a logic high level (1) the group transfer is continued and at the end of one group transfer restarted at the beginning. If the logic level changes to low (0) during an ongoing group transfer, the whole group transfer will be stopped. <b>Note: If ONESHOTx is set the transfer is performed only once.</b></td> </tr> <tr> <td>6h</td> <td>low-active</td> <td>While the selected trigger source (TRIGSRCx) is at a logic low level (0) the group transfer is continued and at the end of one restarted at the beginning. If the logic level changes to high (1) during an ongoing group transfer, the whole group transfer will be stopped. <b>Note: If ONESHOTx is set the transfer is performed only once.</b></td> </tr> <tr> <td>7h</td> <td>always</td> <td>A repetitive group transfer will be performed. <b>Note: By setting the TRIGSRC to 0, the TRIGEV to 7h (ALWAYS), and the ONESHOTx bit to 1, software can trigger this TG. Upon setting the TGENA bit, the TG is immediately triggered.</b> <b>Note: If ONESHOTx is set the transfer is performed only once.</b></td> </tr> <tr> <td>1xxx</td> <td>Reserve d</td> <td></td> </tr> </table>	0	never	Never trigger TGx. This is the default value after reset.	1h	rising edge	A rising edge (0 to 1) at the selected trigger source (TRIGSRCx) initiates a transfer for TGx	2h	falling edge	A falling edge (1 to 0) at the selected trigger source (TRIGSRCx) initiates a transfer for TGx	3h	both edges	Rising and falling edges at the selected trigger source (TRIGSRCx) initiates a transfer for TGx	4h	Reserve d		5h	high-active	While the selected trigger source (TRIGSRCx) is at a logic high level (1) the group transfer is continued and at the end of one group transfer restarted at the beginning. If the logic level changes to low (0) during an ongoing group transfer, the whole group transfer will be stopped. <b>Note: If ONESHOTx is set the transfer is performed only once.</b>	6h	low-active	While the selected trigger source (TRIGSRCx) is at a logic low level (0) the group transfer is continued and at the end of one restarted at the beginning. If the logic level changes to high (1) during an ongoing group transfer, the whole group transfer will be stopped. <b>Note: If ONESHOTx is set the transfer is performed only once.</b>	7h	always	A repetitive group transfer will be performed. <b>Note: By setting the TRIGSRC to 0, the TRIGEV to 7h (ALWAYS), and the ONESHOTx bit to 1, software can trigger this TG. Upon setting the TGENA bit, the TG is immediately triggered.</b> <b>Note: If ONESHOTx is set the transfer is performed only once.</b>	1xxx	Reserve d	
0	never	Never trigger TGx. This is the default value after reset.																												
1h	rising edge	A rising edge (0 to 1) at the selected trigger source (TRIGSRCx) initiates a transfer for TGx																												
2h	falling edge	A falling edge (1 to 0) at the selected trigger source (TRIGSRCx) initiates a transfer for TGx																												
3h	both edges	Rising and falling edges at the selected trigger source (TRIGSRCx) initiates a transfer for TGx																												
4h	Reserve d																													
5h	high-active	While the selected trigger source (TRIGSRCx) is at a logic high level (1) the group transfer is continued and at the end of one group transfer restarted at the beginning. If the logic level changes to low (0) during an ongoing group transfer, the whole group transfer will be stopped. <b>Note: If ONESHOTx is set the transfer is performed only once.</b>																												
6h	low-active	While the selected trigger source (TRIGSRCx) is at a logic low level (0) the group transfer is continued and at the end of one restarted at the beginning. If the logic level changes to high (1) during an ongoing group transfer, the whole group transfer will be stopped. <b>Note: If ONESHOTx is set the transfer is performed only once.</b>																												
7h	always	A repetitive group transfer will be performed. <b>Note: By setting the TRIGSRC to 0, the TRIGEV to 7h (ALWAYS), and the ONESHOTx bit to 1, software can trigger this TG. Upon setting the TGENA bit, the TG is immediately triggered.</b> <b>Note: If ONESHOTx is set the transfer is performed only once.</b>																												
1xxx	Reserve d																													

**Table 25-40. TG Control Registers (TGxCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
19-16	TRIGSRCx	0	<b>Trigger source.</b> After reset, the trigger sources of all TGs are disabled.
		Disabled	
		1h	EXT0 External trigger source 0. The actual source varies per device (for example, HET I/O channel, event pin).
		2h	EXT1 External trigger source 1. The actual source varies per device (for example, HET I/O channel, event pin).
		3h	EXT2 External trigger source 2. The actual source varies per device (for example, HET I/O channel, event pin).
		4h	EXT3 External trigger source 3. The actual source varies per device (for example, HET I/O channel, event pin).
		5h	EXT4 External trigger source 4. The actual source varies per device (for example, HET I/O channel, event pin).
		6h	EXT5 External trigger source 5. The actual source varies per device (for example, HET I/O channel, event pin).
		7h	EXT6 External trigger source 6. The actual source varies per device (for example, HET I/O channel, event pin).
		8h	EXT7 External trigger source 7. The actual source varies per device (for example, HET I/O channel, event pin).
		9h	EXT8 External trigger source 8. The actual source varies per device (for example, HET I/O channel, event pin).
		Ah	EXT9 External trigger source 9. The actual source varies per device (for example, HET I/O channel, event pin).
		Bh	EXT10 External trigger source 10. The actual source varies per device (for example, HET I/O channel, event pin).
		Ch	EXT11 External trigger source 11. The actual source varies per device (for example, HET I/O channel, event pin).
		Dh	EXT12 External trigger source 12. The actual source varies per device (for example, HET I/O channel, event pin).
		Eh	EXT13 External trigger source 13. The actual source varies per device (for example, HET I/O channel, event pin).
		Fh	TICK Internal periodic event trigger. The tick counter can initiate periodic group transfers.
15	Reserved	0	Read returns 0. Writes have no effect.
14-8	PSTARTx	0-7Fh	<b>TG start address.</b> PSTARTx stores the start address of the corresponding TG. The corresponding end address is inherently defined by the subsequent TG's start address minus one (PENDx[TGx] = PSTARTx[TGx+1]-1). PSTARTx is copied into PCURRENTx when: <ul style="list-style-type: none"> <li>• The TG is enabled.</li> <li>• The end of the TG is reached during a transfer.</li> <li>• A trigger event occurs while PRST is set to 1.</li> </ul>
7	Reserved	0	Read returns 0. Writes have no effect.
6-0	PCURRENTx	0-7Fh	Pointer to current buffer. PCURRENT is read-only. PCURRENTx stores the address (0...127) of the buffer that corresponds to this TG. If the TG switches from active transfer mode to suspend to wait, PCURRENTx contains the address of the currently suspended word. After the TG resumes from suspend to wait mode, the next buffer will be transferred; that is, no buffer data is transferred because of suspend to wait mode.

**NOTE: Register bits vary by device**

TG0 has the highest priority and TG15 has the lowest priority.Under the following conditions a lower priority TG cannot be interrupted by a higher priority TG.

1. When there is a CSHOLD or LOCK buffer, until the completion of the next buffer transfer which is a non-CSHOLD or non-LOCK buffer.
2. An entire sequence of words transferred for a NOBRK DMA buffer.
3. Once the last word in a TG is pre-fetched.

### 25.9.34 DMA Channel Control Register (DMAxCTRL)

Each DMA channel can be configured via one dedicated control register. The register description below shows one exemplary control register that is identical for all DMA channels; for example, the control register for DMA channel 0 is named DMA0CTRL. The MibSPI supports up to 8 bidirectional DMA channels.

The number of bidirectional DMA channels varies by device. The number of DMA channels and hence the number of DMA channel control registers may vary.

**Figure 25-64. DMA Channel Control Register (DMAxCTRL) [offset = D8h-F4h]**

31	30	24	23	20	19	16
ONESHOT	BUFID		RXDMA_MAP		TXDMA_MAP	
R/W-0	R/W-0		R/W-0		R/W-0	
15	14	13	12			8
RXDMAENA	TXDMAENA	NOBRK		ICOUNT		
R/W-0	R/W-0	R/W-0		R/W-0		
7	6	5				0
Reserved	COUNT BIT17			COUNT		
R-0	R-0			R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-41. DMA Channel Control Register (DMAxCTRL) Field Descriptions**

Bit	Field	Value	Description
31	ONESHOT	0	Auto-disable of DMA channel after ICOUNT+1 transfers.  The length of the block transfer is fully controlled by the DMA controller. The enable bits RXDMAENAx and TXDMAENAx are not modified by the MibSPI.
		1	ONESHOT allows a block transfer of defined length (ICOUNTx+1), mainly controlled by the MibSPI and not by the DMA controller. After ICOUNTx +1 transfers, the enable bits RXDMAENAx and TXDMAENAx are automatically cleared by the MibSPI, hence no more DMA requests are generated. In conjunction with NOBRKx, a burst transfer can be initiated without any other transfer through another buffer.
30-24	BUFIDx	0-7Fh	Buffer utilized for DMA transfer. BUFIDx defines the buffer that is utilized for the DMA transfer. In order to synchronize the transfer with the DMA controller with the NOBRK condition the "suspend to wait until..." modes must be used.
23-20	RXDMA_MAPx	0-Fh	Each MibSPI DMA channel can be linked to two physical DMA Request lines of the DMA controller. One request line for receive data and the other for request line for transmit data. RXDMA_MAPx[3:0] defines the number of the physical DMA Request line that is connected to the receive path of the MibSPI DMA channel.  If RXDMAENAx and TXDMAENAx are both set to "1", then RXDMA_MAPx[3:0] shall differ from TXDMA_MAPx[3:0] and shall differ from any other used physical DMA Request line. Otherwise unexpected interference may occur.
19-16	TXDMA_MAPx	0-Fh	Each MibSPI DMA channel can be linked to two physical DMA Request lines of the DMA controller. One request line for receive data and the other for request line for transmit data. TXDMA_MAPx[3:0] defines the number of the physical DMA Request line that is connected to the transmit path of the MibSPI DMA channel.  If RXDMAENAx and TXDMAENAx are both set then TXDMA_MAPx[3:0] shall differ from RXDMA_MAPx[3:0] and shall differ from any other used physical DMA Request line. Otherwise unexpected interference may occur.
15	RXDMAENAx	0	Receive data DMA channel enable.  No DMA request upon new receive data.
		1	The physical DMA channel for the receive path is enabled. The first DMA request pulse is generated after the first transfer from the referenced buffer (BUFIDx) is finished. The buffer should be configured in as "skip until RXEMPTY is set" or "suspend to wait until RXEMPTY is set" in order to ensure synchronization between the DMA controller and the MibSPI sequencer.

**Table 25-41. DMA Channel Control Register (DMAxCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
14	TXDAMENAx	0 1	<p>Transmit data DMA channel enable.</p> <p>No DMA request upon new transmit data.</p> <p>The physical DMA channel for the transmit path is enabled. The first DMA request pulse is generated right after setting TXDMAENAx to load the first transmit data. The buffer should be configured in the as "skip until TXFULL is set" or "suspend to wait until TXFULL is set" in order to ensure synchronization between the DMA controller and the MibSPI sequencer.</p>
13	NOBRKx	0 1	<p>Non-interleaved DMA block transfer. This bit is available in master mode only.</p> <p><b>Note: Special Conditions during a NOBRK Buffer Transfer.</b> If a NOBRK DMA buffer is currently being serviced by the sequencer, then it is not allowed to be disabled prematurely.</p> <p><b>During a NOBRK transfer, the following operations are not allowed:</b></p> <ul style="list-style-type: none"> <li>• Clearing the NOBRKx bit to 0</li> <li>• Clearing the RXDMAENAx to 0 (if it is already 1)</li> <li>• Clearing the TXDMAENAx to 0 (if it is already 1)</li> <li>• Clearing the BUFSIZE[2:0] bits to 000</li> </ul> <p><b>Any attempts to perform these actions during a NOBRK transfer will produce unpredictable results.</b></p> <p>0 DMA transfers through the buffer referenced by BUFIIdx are interleaved by data transfers from other active buffers or TGs. Every time the sequencer checks the DMA buffer, it performs one transfer and then steps to the next buffer.</p> <p>1 NOBRKx ensures that ICOUNTx+1 data transfers are performed from the buffer referenced by BUFIIdx without a data transfer from any other buffer. The sequencer remains at the DMA buffer until ICOUNTx+1 transfers have been processed. For example, this can be used to generate a burst transfer to one device without disabling the chip select signal in-between (the concerned buffer has to be configured with CSHOLD=1). Another example would be to have a defined block data transfer in slave mode, synchronous to the master SPI.</p> <p><b>Note: Triggering of higher priority TGs or enabling of higher priority DMA channels will not interrupt a NOBRK block transfer.</b></p>
12-8	ICOUNTx	0-1Fh	<p><b>Initial count of DMA transfers.</b> ICOUNTx is used to preset the transfer counter COUNTx[4:0]. Every time COUNTx hits zero it is reloaded with ICOUNTx. The real number of transfers equals ICOUNTx plus one.</p> <p>If ONESHOTx is set, ICOUNTx defines the number of DMA transfers that are performed before the MibSPI automatically disables the DMA channels. If NOBRKx is set, ICOUNTx defines the number of DMA transfers that are performed in one sequence without a transfer from any other buffer.</p> <p><b>Note: See Section 25.9.35 (ICOUNT) and Section 25.9.36 (DMACNTLEN) about how to increase the ICOUNT to a 16-bit value. With this extended capability, MibSPI can transfer a block of up to 65535 (65K) words without interleaving (if NOBRK is used) or without deasserting the chipselect between the buffers (if CSHOLD is used).</b></p>
7	Reserved	0	Read returns 0. Writes have no effect.
6	COUNT BIT17x		The 17th bit of the COUNT field of DMAxCOUNT register.
5-0	COUNTx	0-3Fh	<p>Actual number of remaining DMA transfers. This field contains the actual number of DMA transfers that remain, until the DMA channel is disabled, if ONESHOTx is set.</p> <p><b>Note: If the TX and RX DMA requests are enabled, the COUNT register will be decremented when the RX has been serviced.</b></p>

### 25.9.35 DMAxCOUNT Register (ICOUNT)

**NOTE:** These registers are used only if the LARGE COUNT bit in the DMACNTLEN register is set.

The number of bidirectional DMA channels varies by device. The number of DMA channels and hence the number of DMA registers varies by device.

**Figure 25-65. DMAxCOUNT Register (ICOUNT) [offset = F8h-114h]**

31	ICOUNTx	16
	R/W-0	
15	COUNTx	0
	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-42. MibSPI DMAxCOUNT Register (ICOUNT) Field Descriptions**

Bit	Field	Value	Description
31-16	ICOUNTx	0xFFFFh	<b>Initial number of DMA transfers.</b> ICOUNTx is used to preset the transfer counter COUNTx. Every time COUNTx hits zero, it is reloaded with ICOUNTx. The real number of transfer equals ICOUNTx plus one. If ONESHOTx is set, ICOUNTx defines the number of DMA transfers that are performed before the MibSPI automatically disables the corresponding DMA channel. If NOBRKx is set, ICOUNTx defines the number of DMA transfers that are performed in one sequence without a transfer from any other buffer
15-0	COUNTx	0xFFFFh	<b>The actual number of remaining DMA transfers.</b> COUNTx Contains the actual number of DMA transfers that remain, until the DMA channel is disabled, if ONESHOTx is set. Since the real counter value is always ICOUNTx +1, the 17th bit of COUNTx is available on DMACTRLx[6] bit.  <b>Note: Usage Tip for Block Transfer Using a Single DMA Request.</b> It is possible to use the multi-buffer RAM to transfer chunks of data to/from an external SPI. A DMA Controller can be used to handle the data in bursts. Suppose a chunk of 64 bytes of data needs to be transferred and a single DMA request needs to be generated at the end of transferring the 64 bytes. This can be easily achieved by configuring a TG register for the 64 buffer locations and using the DMAxCTRL/DMAxCOUNT registers to configure the last buffer (64th) of the TG as the BUFIN and enable RXDMA (NOBRK = 0). At the end of the transfer of the 64th buffer, a DMA request will be generated on the selected DMA request channel. The DMA controller can do a burst read of all 64 bytes from RXRAM and/or then do a burst write to all 64 bytes to the TXRAM for the next chunk.

### 25.9.36 DMA Large Count (DMACNTLEN)

**Figure 25-66. DMA Large Count Register (DMACNTLEN) [offset = 118h]**

31	Reserved	R-0	16
15	Reserved	R-0	1 0 LARGE COUNT R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 25-43. MibSPI DMA Large Count Register (DMACNTLEN) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	LARGE COUNT	0 1	Select either the 16-bit DMAxCOUNT counters or the smaller counters in DMAxCTRL. <b>Select the DMAxCTRL counters.</b> Writes to the DMAxCTRL register will modify the ICOUNT value. Reading ICOUNT and COUNT can be done from the DMAxCTRL register. The DMAxCOUNT register should not be used since any write to this register will be overwritten by a subsequent write to the DMAxCTRL register to set the TXDMAENA or RXDMAENA bits. <b>Select the DMAxCOUNT counters.</b> Writes to the DMAxCTRL register will not modify the ICOUNT value. The ICOUNT value must be written to in the DMAxCOUNT register before the RXDMAENA or TXDMAENA bits are set in the DMAxCTRL register. The DMAxCOUNT register should be used for reading COUNT or ICOUNT.

### 25.9.37 Multi-buffer RAM Uncorrectable Parity Error Control Register (UERRCTRL)

**Figure 25-67. Multi-buffer RAM Uncorrectable Parity Error Control Register (UERRCTRL) [offset = 120h]**

31	Reserved	R-0	16
15	9 8 7 Reserved PTESTEN Reserved R-0 R/WP-0 R-0 R/WP-5h 0 3 0	4 3 EDEN	0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 25-44. Multi-buffer RAM Uncorrectable Parity Error Control Register (UERRCTRL) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reads returns 0. Writes have no effect.
8	PTESTEN	0 1	<b>Parity memory test enable.</b> This bit maps the parity bits corresponding to multi-buffer RAM locations into the peripheral RAM frame to make them accessible by the CPU. See <a href="#">Section 25.11</a> for further details about parity memory testing. Parity bits are not memory-mapped. Parity bits are memory-mapped.
7-4	Reserved	0	Reads returns 0. Writes have no effect.
3-0	EDEN	5h All Other Values	Error detection enable. These bits enable parity error detection. Parity error detection logic (default) is disabled. Parity error detection logic is enabled. <b>Note:</b> It is recommended to write a 1010 to enable error detection, to guard against a soft error from disabling parity error detect

### 25.9.38 Multi-buffer RAM Uncorrectable Parity Error Status Register (UERRSTAT)

**Figure 25-68. Multi-buffer RAM Uncorrectable Parity Error Status Register (UERRSTAT)  
[offset = 124h]**

31	Reserved	16
R-0		
15	Reserved	2      1      0
	R-0	EDFLG1    EDLG0 R/WC-0    R/WC-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 25-45. Multi-buffer RAM Uncorrectable Parity Error Status Register (UERRSTAT)  
Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reads returns 0. Writes have no effect.
1	EDFLG1	0	Uncorrectable parity error detection flag. This flag indicates if a parity error occurred in the RXRAM. <b>Note: Reading the UERRADDR1 register clears the EDFLG1 bit.</b> <i>Read:</i> No error has occurred. <i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read:</i> An error was detected and the address is captured in the UERRADDR1 register. <i>Write:</i> The bit is cleared to 0.
			<b>Note: Reading the UERRADDR1 register clears the EDFLG1 bit.</b> <i>Read:</i> No error has occurred. <i>Write:</i> Writing a zero to this bit has no effect.
0	EDFLG0	0	Uncorrectable parity error detection flag. This flag indicates if a parity error occurred in the TXRAM. <b>Note: Reading the UERRADDR0 register clears the EDFLG0 bit.</b> <i>Read:</i> No error has occurred. <i>Write:</i> Writing a zero to this bit has no effect.
			<i>Read:</i> An error was detected and the address is captured in the UERRADDR0 register. <i>Write:</i> The bit is cleared to 0.

### 25.9.39 RXRAM Uncorrectable Parity Error Address Register (UERRADDR1)

**Figure 25-69. RXRAM Uncorrectable Parity Error Address Register (UERRADDR1) [offset = 128h]**

31			16
Reserved			
15	10	9	0
Reserved		OVERADDR1	
R-0			

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 25-46. RXRAM Uncorrectable Parity Error Address Register (UERRADDR1) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Read returns 0. Writes have no effect.
9-0	OVERADDR1	200-3FFh	<p><b>Uncorrectable parity error address for RXRAM.</b> This register holds the address where a parity error is generated while reading RXRAM. Only the CPU or DMA can read from RXRAM locations. The address captured is byte-aligned. This error address is frozen from being updated until it is read by the CPU. The offset address of RXRAM varies from 200h - 3FFh.</p> <p>The register does not clear its contents during or after module-level reset, system-level reset or even power-up reset.</p> <p>A read operation to this register clears its contents to the default value 200h. After a power-up reset the contents will be unpredictable. A read operation can be performed after power-up to keep the register at its default value, if required. However, the contents of this register are meaningful only when EDFLG1 is set to 1.</p> <p><b>Note:</b> A read of the UERRADDR1 register will clear EDFLG1 in the UERRSTAT register. However, in emulation mode when the SUSPEND signal is high, a read from the UERRADDR1 register does not clear EDFLG1.</p>

### 25.9.40 TXRAM Uncorrectable Parity Error Address Register (UERRADDR0)

**Figure 25-70. TXRAM Uncorrectable Parity Error Address Register (UERRADDR0) [offset = 12Ch]**

31	Reserved		16
	R-0		
15	9	8	0
Reserved		UERRADDR0	
R-0			R/C-x

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 25-47. TXRAM Uncorrectable Parity Error Address Register (UERRADDR0) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read returns 0. Writes have no effect.
8-0	UERRADDR1	0-1FFh	<p><b>Uncorrectable parity error address for TXRAM.</b> This register holds the address where a parity error is generated while reading from TXRAM. The TXRAM can be read either by CPU or by the MibSPI sequencer logic for transmission. The address captured is byte-aligned. This error address is frozen from being updated until it is read by the CPU. The offset address of TXRAM varies from 0 - 1FFh.</p> <p>The register does not clear its contents during or after module-level reset, system-level reset, or even power-up reset.</p> <p>A read operation to this register clears its contents to all 0s. After a power-up reset, the contents of this register will be unpredictable. A read operation can be performed after power-up to clear the this register's contents, if required. However, the contents of this register are meaningful only when EDLFG0 is set to 1.</p> <p><b>Note:</b> A read from the UERRADDR0 register will clear EDLFG0 in the UERRSTAT register. However, in emulation mode when the SUSPEND signal is high, a read from the UERRADDR0 register does not clear EDLFG0.</p>

#### **25.9.41 RXRAM Overrun Buffer Address Register (RXOVRN\_BUF\_ADDR)**

In multi-buffer mode, if a particular RXRAM location is written by the MibSPI sequencer logic after the completion of a new transfer when that location already contains valid data, the RX\_OVR bit will be set to 1 while the data is being written. The RXOVRN\_BUF\_ADDR register captures the address of the RXRAM location for which a receiver overrun condition occurred.

**Figure 25-71. RXRAM Overrun Buffer Address Register (RXOVRN\_BUF\_ADDR) [offset = 130h]**

31				16		
Reserved				R-0		
15	10	9				
Reserved		RXOVRN_BUF_ADDR				
R-0		R-200h				

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 25-48. RXRAM Overrun Buffer Address Register (RXOVRN\_BUF\_ADDR) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Read returns 0. Writes have no effect.
9-0	RXOVRN_BUF_ADDR	200-3FCh	<p><b>Address in RXRAM at which an overwrite occurred.</b> This address value will show only the offset address of the RAM location in the multi-buffer RAM address space. Refer to the device-specific data sheet for the actual absolute address of RXRAM.</p> <p>This word-aligned address can vary from 0x200 - 0x3FC. Contents of this register are valid only when any of the INTVECT0 or INTVECT1 and SPIFLG registers show an RXOVRN error vector while in multi-buffer mode. If there are multiple overrun errors, then this register holds the address of first overrun address until it is read.</p> <p><b>Note:</b> Reading this register clears the RXOVRN interrupt flag in the SPIFLG register and the TGINTVECTx.</p> <p><b>Note:</b> Receiver overrun errors in multi-buffer mode can be completely avoided by using the <i>SUSPEND until RXEMPTY</i> feature, which can be programmed into each buffer of any TG. However, using the <i>SUSPEND until RXEMPTY</i> feature will make the sequencer wait until the current RXRAM location is read by the VBUS master before it can start the transfer for the same buffer location again. This may affect the overall throughput of the SPI transfer. By enabling the interrupt on RXOVRN in multi-buffer mode, the user can rely on interrupts to know if a receiver overrun has occurred. The address of the overrun in RXRAM is indicated in this RXOVRN_BUF_ADDR register.</p>

### 25.9.42 I/O-Loopback Test Control Register (IOLPBKTSTCR)

This register controls test mode for I/O pins. It also controls whether loop-back should be digital or analog. In addition, it contains control bits to induce error conditions into the module. These are to be used only for module testing.

All of the control/status bits in this register are valid only when the IO LPBK TST ENA field is set to 5h.

**Figure 25-72. I/O-Loopback Test Control Register (IOLPBKTSTCR) [offset = 134h]**

31	Reserved						SCS FAIL FLG	24
R-0								R/WC-0
23	21	20	19	18	17	16		
Reserved	CTRL BITERR	CTRL DESYNC	CTRL PARERR	CTRL TIMEOUT	CTRL DLENERR			
R-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		
15	12	11				8		
Reserved				IOLPBKTSTENA				
R-0								R/WP-5h
7	6	5	3	2	1	0		
Reserved	ERR SCS PIN			CTRL SCS PINERR	LPBKTYPE	RXPENA		
R-0	R/WP-0			R/WP-0	R/WP-0	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; C = Clear; WP = Write in privilege mode only; -n = value after reset

**Table 25-49. I/O-Loopback Test Control Register (IOLPBKTSTCR) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	SCS FAIL FLG	0	Bit indicating a failure on <u>SPISCS</u> pin compare during analog loopback.  <i>Read:</i> No miscompares occurred on any of the eight chip select pins (vs. the internal chip select number CSNR during transfers).  <i>Write:</i> Writing a zero to this bit has no effect.
		1	<i>Read:</i> A comparison between the internal CSNR field and the analog looped-back value of one or more of the <u>SPISCS[3:0]</u> pins failed. A stuck-at fault is detected on one of the <u>SPISCS[3:0]</u> . Comparison is done only on the pins that are configured as functional and during transfer operation.  <i>Write:</i> This flag bit is cleared.
23-21	Reserved	0	Read returns 0. Writes have no effect.
20	CTRL BITERR	0	Controls inducing of BITERR during I/O loopback test mode.  Do not interfere with looped-back data.
		1	Induces bit errors by inverting the value of the incoming data during loopback.
19	CTRL DESYNC	0	Controls inducing of the desync error during I/O loopback test mode.  Do not cause a desync error.
		1	Induce a desync error by forcing the incoming <u>SPIENA</u> pin (if functional) to remain 0 even after the transfer is complete. This forcing will be retained until the kernel reaches the idle state.
18	CTRL PARERR	0	Controls inducing of the parity errors during I/O loopback test mode.  Do not cause a parity error.
		1	Induce a parity error by inverting the polarity of the parity bit.
17	CTRL TIMEOUT	0	Controls inducing of the timeout error during I/O loopback test mode.  Do not cause a timeout error.
		1	Induce a timeout error by forcing the incoming <u>SPIENA</u> pin (if functional) to remain 1 when transmission is initiated. The forcing will be retained until the kernel reaches the idle state.

**Table 25-49. I/O-Loopback Test Control Register (IOLPBKTSTCR) Field Descriptions (continued)**

Bit	Field	Value	Description
16	CTRL DLENERR	0 1	Controls inducing of the data length error during I/O loopback test mode. Do not cause a data-length error. Induce a data-length error. <i>Master mode:</i> The SPIENA pin (if functional) is forced to 1 when the module starts shifting data. <i>Slave mode:</i> The incoming SPISCS pin (if functional) is forced to 1 when the module starts shifting data.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	IOLPBKSTENA	Ah All Other Values	Module I/O loopback test enable key. Enable I/O loopback test mode. Disable I/O loopback test mode.
7-6	Reserved	0	Read returns 0. Writes have no effect.
5-3	ERR SCS PIN	0 1h ... 7h	Inject error on chip-select pin number x. The value in this field is decoded as the number of the chip select pin on which to inject an error. During analog loopback, if CTRL SCS PIN ERR bit is set to 1, then the chipselect pin selected by this field is forced to the opposite of its value in the CSNR. Select SPISCS[0] for injecting error Select SPISCS[1] for injecting error ... Select SPISCS[7] for injecting error.
2	CTRL SCS PIN ERR	0 1	Enable/disable the injection of an error on the SPISCS[3:0] pins. The individual SPISCS[3:0] pins can be chosen using the ERR SCS PIN field. Disable the SPISCS[3:0] error-inducing logic. Enable the SPISCS[3:0] error-inducing logic.
1	LPBK TYPE	0 1	<b>Module I/O loopback type (analog/digital).</b> See Figure 25-22 for the different types of loopback modes. Enable Digital loopback when IOLPBKTSTENA = 1010. Enable Analog loopback when IOLPBKTSTENA = 1010.
0	RXP ENA	0 1	Enable analog loopback through the receive pin. <b>Note: This bit is valid only when LPBK TYPE = 1, which chooses analog loopback mode.</b> Analog loopback is through the transmit pin. Analog loopback is through the receive pin.

### 25.9.43 SPI Extended Prescale Register 1 (EXTENDED\_PRESCALE1 for SPIFMT0 and SPIFMT1)

This register provides an extended Prescale values for SPICLK generation to be able to interface with much slower SPI Slaves. This is an extension of SPIFMT0 and SPIFMT1 registers. For example, EPRESCALE\_FMT1(7:0) of EXTENDED\_PRESCALE1 and PRESCALE1(7:0) of SPIFMT1 register will always reflect the same contents. Similarly EPRESCALE\_FMT0(7:0) and PRESCALE0(7:0) of SPIFMT0 reflect the same contents.

**Figure 25-73. SPI Extended Prescale Register 1 (EXTENDED\_PRESCALE1 for SPIFMT0 and SPIFMT1) [offset = 138h]**

31	Reserved	27	26	24
	R-0			EPRESCALE_FMT1(8:10) RW-P0
23	EPRESCALE_FMT1(0:7)			16
	RW-P0			
15	Reserved	11	10	8
	R-0			EPRESCALE_FMT0(8:10) RW-P0
7	EPRESCALE_FMT0(0:7)			0
	RW-P0			

LEGEND: R/W = Read/Write; R = Read only; C = Clear; WP = Write in privilege mode only; -n = value after reset

**Table 25-50. SPI Extended Prescale Register 1 (EXTENDED\_PRESCALE1) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26-16	EPRESCALE_FMT1	0-7FFh	<p>EPRESCALE_FMT1. Extended Prescale value for SPIFMT1. EPRESCALE_FMT1 determines the bit transfer rate of data format 1 if the SPI/MibSPI is the network master. EPRESCALE_FMT1 is used to derive SPICLK from VCLK. If the SPI is configured as slave, EPRESCALE_FMT1 <b>does not need</b> to be configured. These EPRESCALE_FMT1(7:0) bits and PRESCALE1(7:0) bits of SPIFMT1 register will point to the same physically implemented register. The clock rate for data format 1 can be calculated as:</p> $\text{BR}_{\text{Format1}} = \text{VBUSPCLK} / (\text{EPRESCALE_FMT1} + 1)$ <p><b>Write:</b> This register field should be written if a SPICLK prescaler of more VBUSPCLK/256 is required. This field provides a prescaler of up to VBUSPCLK/2048 for SPICLK. Writing to this register field will also get reflected in SPIFMT1(15:8).</p> <p><b>Read:</b> Reading this field will reflect the PRESCALE value based on the last written register field, that is, EXTENDED_PRESCALE1(26:16) or SPIFMT1(15:8) register.</p> <p><b>Note:</b> If Extended Prescaler is required, it should be ensured that EXTENDED_PRESCALE1 register is programmed after SPIFMT1 register is programmed. This is to ensure that the final SPICLK prescale value is controlled by EXTENDED_PRESCALE1 register when a prescale of more than 256 is intended on SPICLK. Writing to PRESCALE1 field of SPIFMT1 will automatically clear EPRESCALE_FMT1(10:8) bits to '000' so that the integrity of PRESCALE value is maintained.</p>
15-11	Reserved	0	Read returns 0. Writes have no effect.

**Table 25-50. SPI Extended Prescale Register 1 (EXTENDED\_PRESCALE1) Field Descriptions (continued)**

Bit	Field	Value	Description
10-0	EPRSCALE_FMT0	0-7FFh	<p>EPRSCALE_FMT0. Extended Prescale value for SPIFMT0. EPRSCALE_FMT0 determines the bit transfer rate of data format 0 if the SPI/MibSPI is the network master. EPRSCALE_FMT0 is used to derive SPICLK from VCLK. If the SPI is configured as slave, EPRSCALE_FMT0 <b>does not need</b> to be configured.</p> <p>These EPRSCALE_FMT0(7:0) bits and PRESCALE0(7:0) bits of SPIFMT0 register will point to the same physically implemented register. The clock rate for data format 0 can be calculated as:</p> $BR_{Format0} = VBUSPCLK / (EPRSCALE_FMT0 + 1)$ <p><i>Write:</i> This register field should be written if a SPICLK prescaler of more VBUSPCLK/256 is required. This field provides a prescaler of up to VBUSPCLK/2048 for SPICLK. Writing to this register field will also get reflected in SPIFMT0(15:8).</p> <p><i>Read:</i> Reading this field will reflect the PRESCALE value based on the last written register field, that is, EXTENDED_PRESCALE0(10:0) or SPIFMT0(15:8) register.</p> <p><b>Note: If Extended Prescaler is required, it should be ensured that EXTENDED_PRESCALE1 register is programmed after SPIFMT0 register is programmed. This is to ensure that the final SPICLK prescale value is controlled by EXTENDED_PRESCALE1 register when a prescale of more than 256 is intended on SPICLK. Writing to PRESCALE0 field of SPIFMT0 will automatically clear EPRSCALE_FMT0(10:8) bits to '000' so that the integrity of PRESCALE value is maintained.</b></p>

### 25.9.44 SPI Extended Prescale Register 2 (EXTENDED\_PRESCALE2 for SPIFMT2 and SPIFMT3)

This register provides an extended Prescale values for SPICLK generation to be able to interface with much slower SPI Slaves. This is an extension of SPIFMT2 and SPIFMT3 registers. For example, EPRESCALE\_FMT3(7:0) of EXTENDED\_PRESCALE2 and PRESCALE3(7:0) of SPIFMT3 register will always reflect the same contents. Similarly EPRESCALE\_FMT2(7:0) and PRESCALE2(7:0) of SPIFMT2 reflect the same contents.

**Figure 25-74. SPI Extended Prescale Register 2 (EXTENDED\_PRESCALE2 for SPIFMT2 and SPIFMT3) [offset = 13Ch]**

31	Reserved	27	EPRESCALE_FMT3(8:10)	24
	R-0		RWP-0	
23	EPRESCALE_FMT3(0:7)	16		
	RWP-0			
15	Reserved	10	EPRESCALE_FMT2(8:10)	9 8
	R-0		RWP-0	
7	EPRESCALE_FMT2(0:7)	0		
	RWP-0			

LEGEND: R/W = Read/Write; R = Read only; C = Clear; WP = Write in privilege mode only; -n = value after reset

**Table 25-51. SPI Extended Prescale Register 2 (EXTENDED\_PRESCALE2) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26-16	EPRESCALE_FMT3	0-7FFh	<p>EPRESCALE_FMT3. Extended Prescale value for SPIFMT1. EPRESCALE_FMT1 determines the bit transfer rate of data format 3 if the SPI/MibSPI is the network master. EPRESCALE_FMT3 is used to derive SPICLK from VCLK. If the SPI is configured as slave, EPRESCALE_FMT3 <b>does not need</b> to be configured. These EPRESCALE_FMT3(7:0) bits and PRESCALE3(7:0) bits of SPIFMT1 register will point to the same physically implemented register. The clock rate for data format 1 can be calculated as:</p> $BR_{Format3} = VBUSPCLK / (EPRESCALE_FMT3 + 1)$ <p><b>Write:</b> This register field should be written if a SPICLK prescaler of more VBUSPCLK/256 is required. This field provides a prescaler of up to VBUSPCLK/2048 for SPICLK. Writing to this register field will also get reflected in SPIFMT3(15:8).</p> <p><b>Read:</b> Reading this field will reflect the PRESCALE value based on the last written register field, that is, EXTENDED_PRESCALE3(26:16) or SPIFMT3(15:8) register.</p> <p><b>Note:</b> If Extended Prescaler is required, it should be ensured that EXTENDED_PRESCALE2 register is programmed after SPIFMT3 register is programmed. This is to ensure that the final SPICLK prescale value is controlled by EXTENDED_PRESCALE2 register when a prescale of more than 256 is intended on SPICLK. Writing to PRESCALE3 field of SPIFMT3 will automatically clear EPRESCALE_FMT3(10:8) bits to '000' so that the integrity of PRESCALE value is maintained.</p>
15-11	Reserved	0	Read returns 0. Writes have no effect.

**Table 25-51. SPI Extended Prescale Register 2 (EXTENDED\_PRESCALE2) Field Descriptions (continued)**

Bit	Field	Value	Description
10-0	EPRSCALE_FMT2	0-7FFh	<p>EPRSCALE_FMT2. Extended Prescale value for SPIFMT2. EPRSCALE_FMT0 determines the bit transfer rate of data format 2 if the SPI/MibSPI is the network master. EPRSCALE_FMT2 is used to derive SPICLK from VCLK. If the SPI is configured as slave, EPRSCALE_FMT2 <b>does not need</b> to be configured.</p> <p>These EPRSCALE_FMT2(7:0) bits and PRESCALE2(7:0) bits of SPIFMT2 register will point to the same physically implemented register. The clock rate for data format 0 can be calculated as:</p> $BR_{Format2} = VBUSPCLK / (EPRSCALE_FMT2 + 1)$ <p><i>Write:</i> This register field should be written if a SPICLK prescaler of more VBUSPCLK/256 is required. This field provides a prescaler of up to VBUSPCLK/2048 for SPICLK. Writing to this register field will also get reflected in SPIFMT2(15:8).</p> <p><i>Read:</i> Reading this field will reflect the PRESCALE value based on the last written register field, that is, EXTENDED_PRESCALE2(10:0) or SPIFMT2(15:8) register.</p> <p><b>Note: If Extended Prescaler is required, it should be ensured that EXTENDED_PRESCALE2 register is programmed after SPIFMT2 register is programmed. This is to ensure that the final SPICLK prescale value is controlled by EXTENDED_PRESCALE2 register when a prescale of more than 256 is intended on SPICLK. Writing to PRESCALE2 field of SPIFMT2 will automatically clear EPRSCALE_FMT2(10:8) bits to '000' so that the integrity of PRESCALE value is maintained.</b></p>

## 25.10 Multi-Buffer RAM

The multi-buffer RAM is used for holding transit & received data, control and status information. The multi-buffer RAM contains two banks of up to 128 32-bit words for a maximum configuration. One bank (TXRAM) contains entries for transmit data (replicating the SPIDAT1 register). The other bank (RXRAM) contains received data (replicating the SPIBUF register). The buffers can be partitioned into multiple TGs, each containing a programmable number of buffers. Each of the buffers can be subdivided into 16-bit transmit field, 16-bit receive field, 16-bit control field, and 16-bit status field, as displayed in [Figure 25-75](#). A 4-bit parity field per word is also included in each bank of RAM.

**Figure 25-75. Multi-Buffer RAM Configuration**

	TXRAM Bank								RXRAM Bank							
	35	32	31	16	15	0	35	32	31	16	15	0				
Buffer 0	Parity0	Control0	Transmit0		Parity0	Status0	Receive0									
1	Parity1	Control1	Transmit1		Parity1	Status1	Receive1									
2	Parity2	Control2	Transmit2		Parity2	Status2	Receive2									
3	Parity3	Control3	Transmit3		Parity3	Status3	Receive3									
...	---	---	---		---	---	---	---	---	---	---	---				
126	Parity126	Control126	Transmit126		Parity126	Status126	Receive126									
127	Parity127	Control127	Transmit127		Parity127	Status127	Receive127									
	Optional								Optional							

All fields can be read and written with 8-bit, 16-bit, or 32-bit accesses.

The transmit fields can be written and read in the address range 000h to 1FFh. The transmit words contain data and control fields.

The receive RAM fields are read-only and can be accessed through the address range 200h to 3FCh. The receive words contain data and status fields.

The chip select number bit field CSNR[7:0] of the control field for a given word is mirrored into the corresponding receive-buffer status field after transmission.

The Parity is automatically calculated and copied to Parity location

---

**NOTE:** Please refer to the specific device datasheet for the actual number of transmit and receive buffers.

Write to unimplemented buffer is overwriting the corresponding implemented buffer. In MIBSPI, if the RAM SIZE specified is 32 buffers, write to 33rd buffer overwrites 1st buffer, write to 34th buffer overwrites 2st buffer and so on.

---

### 25.10.1 Multi-Buffer RAM Auto Initialization

When the MIBSPI is out of reset mode, auto initialization of multi-buffer RAM starts. The application code must check for BUFINITACTIVE bit to be '0' (Multibuffer RAM initialization is complete) before configuring multi-buffer RAM.

Besides the default auto initialisation after reset, the auto-initialization sequence can also be done in following ways:

1. Enable the global hardware memory initialization key by programming a value of 1010b to the bits [3:0] of the MINITGCR register of the System module.
2. Set the control bit for the multi-buffer RAM in the MSINENA System module register. This bit is device-specific for each memory that support auto-initialization. Please refer to the device datasheet to identify the control bit for the multi-buffer RAM. This starts the initialization process. The BUFINITACTIVE bit will get set to reflect that the initialization is ongoing.
3. When the memory initialization is completed, the corresponding status bit in the MINISTAT register will be set. Also, the BUFINITACTIVE bit will get cleared.
4. Disable the global hardware memory initialization key by programming a value of 0101 to the bits [3:0] of the MINITGCR register of the System module.

Please refer to the Architecture User Guide for more details on the memory auto-initialization process.

---

**NOTE:** During Auto Initialization process, all the Multibuffer mode registers (except MIBSPIE) will be reset to their default values. So, it should be ensured that Auto Initialization is completed before configuring the Multibuffer mode registerse.

---

### 25.10.2 Multi-buffer RAM Register Summary

This section describes the Multi-buffer RAM control and transmit-data fields of each word of TXRAM, and the status and receive-data fields of each word of RXRAM. The offset of the multi-buffer RAM is FF0E 0000h.

**Table 25-52. Multi-buffer RAM Register Summary**

Offset	Acronym	Register Description	Section
Base + 000-1FFh	TXRAM	Multi-buffer RAM Transmit Data Register	<a href="#">Section 25.10.3</a>
Base + 200-3FFh	RXRAM	Multi-buffer RAM Receive Buffer Register	<a href="#">Section 25.10.4</a>

### 25.10.3 Multi-buffer RAM Transmit Data Register

Each word of TXRAM is a transmit-buffer register.

**Figure 25-76. Multi-buffer RAM Transmit Data Register [offset = Base + 000-1FFh]**

31	29	28	27	26	25	24	23	16
BUFMODE	CSHOLD	LOCK	WDEL	DFSEL			CSNR	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			R/W-0	
15					TXDATA			0
					R/W-0			

LEGEND: R = Read only; R/W = Read/Write; -n = value after reset

**Table 25-53. Multi-buffer RAM Transmit Data Register Field Descriptions**

Bit	Field	Value	Description
31-29	BUFMODE		<p>Specify conditions that are recognized by the sequencer to initiate transfers of each buffer word.</p> <p>When one of the "skip" modes is selected, the sequencer checks the buffer status every time it reads from this buffer. If the current buffer status (TXFULL, RXEMPTY) does not match, the buffer is skipped without a data transfer.</p> <p>When one of the "suspend" modes is selected, the sequencer checks the buffer status when it reads from this buffer. If TXFULL and/or RXEMPTY do not match, the sequencer waits until a match occurs. No data transfer is initiated until the status condition of this buffer changes.</p> <ul style="list-style-type: none"> <li>0 <b>disabled.</b> The buffer is disabled</li> <li>1h <b>skip single-transfer mode.</b> Skip this buffer until the corresponding TXFULL flag is set (new transmit data is available).</li> <li>2h <b>skip overwrite-protect mode.</b> Skip this buffer until the corresponding RXEMPTY flag is set (new receive data can be stored in RXDATA without data loss).</li> <li>3h <b>skip single-transfer overwrite-protect mode.</b> Skip this buffer until both of the corresponding TXFULL and RXEMPTY flags are set. (new transmit data available and previous data received by the host).</li> <li>4h <b>continuous mode.</b> Initiate a transfer each time the sequencer checks this buffer. Data words are retransmitted if the buffer has not been updated. Receive data is overwritten, even if it has not been read.</li> <li>5h <b>suspend single-transfer mode.</b> Suspend-to-wait until the corresponding TXFULL flag is set (the sequencer stops at the current buffer until new transmit data is written in the TXDATA field).</li> <li>6h <b>suspend overwrite-protect mode.</b> Suspend-to-wait until the corresponding RXEMPTY flag is set (the sequencer stops at the current buffer until the previously-received data is read by the host).</li> <li>7h <b>suspend single-transfer overwrite-protect mode.</b> Suspend-to-wait until the corresponding TXFULL and RXEMPTY flags are set (the sequencer stops at the current buffer until new transmit data is written into the TXDATA field and the previously-received data is read by the host).</li> </ul>
28	CSHOLD	0	Chip select hold mode. The CSHOLD bit is supported in master mode only in compatibility-mode of MibSPI, (it is ignored in slave mode). CSHOLD defines the behavior of the chip select line at the end of a data transfer.
		1	The chip select signal is deactivated at the end of a transfer after the T2CDELAY time has passed. If two consecutive transfers are dedicated to the same chip select this chip select signal will be deactivated for at least 2VCLK cycles before it is activated again.
		1	The chip select signal is held active at the end of a transfer until a control field with new data and control information is loaded into SPIDAT1. If the new chip select number equals the previous one, the active chip select signal is extended until the end of transfer with CSHOLD cleared, or until the chip-select number changes.
27	LOCK	0	Lock two consecutive buffer words. Do not allow interruption by TG's with higher priority.
		1	Any higher-priority TG can begin at the end of the current transaction.
		1	A higher-priority TG cannot occur until after the next unlocked buffer word is transferred.

**Table 25-53. Multi-buffer RAM Transmit Data Register Field Descriptions (continued)**

Bit	Field	Value	Description
26	WDEL	0	<p>Enable the delay counter at the end of the current transaction.</p> <p>Note: The WDEL bit is supported in master mode only. In slave mode, this bit will be ignored.</p> <p>No delay will be inserted. However, SPISCS pins will still be de-activated for at least for 2VCLK cycles if CSHOLD = 0.</p> <p>Note: The duration for which the SPISCS pin remains deactivated also depends upon the time taken to supply a new word after completing the shift operation (in compatibility mode). If TXBUF is already full, then the SPISCS will be deasserted for at least two VCLK cycles (if WDEL = 0).</p>
		1	After a transaction, WDELAY of the corresponding data format will be loaded into the delay counter. No transaction will be performed until the WDELAY counter overflows. The SPISCS pins will be de-activated for at least (WDELAY + 2) * VCLK_Period duration.
25-24	DFSEL	0	Data word format select
		1h	Data word format 0 is selected
		2h	Data word format 1 is selected
		3h	Data word format 2 is selected
32-16	CSNR	0-FFh	<p>Chip select number. CSNR defines the chip-select that will be activated during the data transfer.</p> <p><b>Note:</b> 1) Writing to only the control field (using byte writes) does not initiate any SPI transfer in master mode. This feature can be used to set up SPICLK phase or polarity before actually starting the transfer by only updating the DFSEL fields in the control field to select the required phase/polarity combination.</p> <p><b>Note:</b> 2) Bits [23:20] is not writable in the device due to non availability of Chip select pins CS[4:7].</p>
15-0	TXDATA	0-7FFFh	<p><b>Transfer data.</b> When written, these bits are copied to the shift register if it is empty. If the shift register is not empty, then they are held in TXBUF.</p> <p>SPIEN must be set to 1 before this register can be written to. Writing a 0 to SPIEN forces the lower 16 bits of SPIDAT1 to 0.</p> <p>Write to this register ONLY when using the automatic slave chip-select feature (see <a href="#">Section 25.2</a> for more information). A write to this register will drive the contents of CSNR[7:0] on the SPISCS[3:0] pins, if they are configured as functional pins.</p> <p>When this register is read, the contents of TXBUF, which holds the latest data written, will be returned.</p> <p><b>Note:</b> Regardless of the character length, the transmit data should be right-justified before writing to the SPIDAT1 register.</p>

### 25.10.4 Multi-buffer RAM Receive Buffer Register

Each word of RXRAM is a receive-buffer register.

**Figure 25-77. Multi-buffer RAM Receive Buffer Register [offset = RAM Base + 200-3FFh]**

31	30	29	28	27	26	25	24
RXEMPTY	RXOVR	TXFULL	BITERR	DESYNC	PARITYERR	TIMEOUT	DLENERR
RS-1	RC-0	R-0	RC-0	RC-0	RC-0	RC-0	RC-0
23				LCSNR			16
				R-0			
15							0
			RXDATA				
				R/W-0			

LEGEND: R = Read only; R/W = Read/Write; C = Clear; S = Set; -n = value after reset

**Table 25-54. Multi-buffer Receive Buffer Register Field Descriptions**

Bit	Field	Value	Description
31	RXEMPTY	0	<b>Receive data buffer empty.</b> When the host reads the SPIBUF field or the entire SPIBUF register, it automatically sets the RXEMPTY flag. When a data transfer is completed, the received data is copied into SPIBUF, and the RXEMPTY flag is cleared.
		1	New data has been received and copied into the SPIBUF field.
			No data has been received since the last read of SPIBUF.
			This flag gets set to 1 under the following conditions:
			<ul style="list-style-type: none"> <li>• Reading the RXDATA portion of the SPIBUF register.</li> <li>• Writing a 1 to clear the RXINTFLG bit in the SPI Flag Register (SPIFLG) register.</li> </ul>
			Write-clearing the RXINTFLG bit before reading the SPIBUF indicates the received data is being ignored. Conversely, RXINTFLG can be cleared by reading the RXDATA portion of SPIBUF (or the entire register).
30	RXOVR	0	<b>Receive data buffer overrun.</b> When a data transfer is completed and the received data is copied into RXBUF while it is already full, RXOVR is set. Overruns always occur to RXBUF, not to SPIBUF; the contents of SPIBUF are overwritten only after it is read by the Peripheral (VBUSP) master (CPU, DMA, or other host processor).
			If enabled, the RXOVRN interrupt is generated when RXBUF is overwritten, and reading either SPI Flag Register (SPIFLG) or SPIVECTx shows the RXOVRN condition. Two read operations from the SPIBUF register are required to reach the overwritten buffer word (one to read SPIBUF, which then transfers RXDATA into SPIBUF for the second read).
			This flag is cleared to 0 when the RXDATA is read.
			<b>Note: A special condition under which RXOVR flag gets set. If both SPIBUF and RXBUF are already full and while another buffer receive is underway, if any errors such as TIMEOUT, BITERR and DLEN_ERR occur, then RXOVR in RXBUF and SPI Flag Register (SPIFLG) registers will be set to indicate that the status flags are getting overwritten by the new transfer. This overrun should be treated like a normal receive overrun.</b>
		1	No receive data overrun condition occurred since last read of the data field.
			A receive data overrun condition occurred since last read of the data field.
29	TXFULL	0	<b>Transmit data buffer full.</b> This flag is a read-only flag. Writing into the SPIDAT0 or SPIDAT1 field while the TX shift register is full will automatically set the TXFULL flag. Once the word is copied to the shift register, the TXFULL flag will be cleared. Writing to SPIDAT0 or SPIDAT1 when both TXBUF and the TX shift register are empty does not set the TXFULL flag.
		1	The transmit buffer is empty; SPIDAT0/SPIDAT1 is ready to accept a new data.
			The transmit buffer is full; SPIDAT0/SPIDAT1 is not ready to accept new data.

**Table 25-54. Multi-buffer Receive Buffer Register Field Descriptions (continued)**

Bit	Field	Value	Description
28	BITERR	0	<b>Bit error.</b> There was a mismatch of internal transmit data and transmitted data. No bit error occurred. <b>Note:</b> This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		1	A bit error occurred. The SPI samples the signal of the transmit pins (master: SIMO <sub>x</sub> , slave: SOMI <sub>x</sub> ) at the receive point (one-half clock cycle after the transmit point). If the sampled value differs from the transmitted value, a bit error is detected and the BITERR flag is set. Possible reasons for a bit error include noise, an excessively high bit rate, capacitive load, or another master/slave trying to transmit at the same time.
27	DESYNC		<b>Desynchronization of slave device.</b> This bit is valid in master mode only. The master monitors the ENA signal coming from the slave device and sets the DESYNC flag if ENA is deactivated before the last reception point or after the last bit is transmitted plus $t_{T2EDELAY}$ . If DESYNCENA is set, an interrupt is asserted. Desynchronization can occur if a slave device misses a clock edge coming from the master. <b>Note:</b> In the Compatibility Mode MibSPI, under some circumstances it is possible for a desync error detected for the previous buffer to be visible in the current buffer. This is because the receive completion flag/interrupt is generated when the buffer transfer is completed. But desynchronization is detected after the buffer transfer is completed. So, if the VBUS master reads the received data quickly when an RXINT is detected, then the status flag may not reflect the correct desync condition. In multi-buffer mode, the desync flag is always guaranteed to be for the current buffer.
		0	No slave desynchronization detected. <b>Note:</b> This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		1	A slave device is desynchronized.
26	PARITYERR		<b>Parity error.</b> The calculated parity differs from the received parity bit. If the parity generator is enabled (selected individually for each buffer) an even or odd parity bit is added at the end of a data word. During reception of the data word, the parity generator calculates the reference parity and compares it to the received parity bit. If a mismatch is detected, the PARITYERR flag is set. <b>Note:</b> This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		0	No parity error detected.
		1	A parity error occurred.
25	TIMEOUT		Time-out because of non-activation of ENA pin. The SPI generates a time-out when the slave does not respond in time by activating the ENA signal after the chip select signal has been activated. If a time-out condition is detected, the corresponding chip select is deactivated immediately and the TIMEOUT flag is set. In addition, the TIMEOUT flag in the status field of the corresponding buffer and in the SPI Flag Register (SPIFLG) register is set. <b>This bit is valid only in master mode.</b> This flag is cleared to 0 when RXDATA portion of the SPIBUF register is read.
		0	No ENA-pin time-out occurred.
		1	An ENA signal time-out occurred.
24	DLENERR		<b>Data length error flag.</b> <b>Note:</b> This flag is cleared to 0 when the RXDATA portion of the SPIBUF register is read.
		0	No data-length error has occurred.
		1	A data length error has occurred.
23-16	LCSNR	0-FFh	<b>Last chip select number.</b> LCSNR in the status field is a copy of CSNR in the corresponding control field. It contains the chip select number that was activated during the last word transfer.
15-0	RXDATA	0-FFFFh	<b>SPI receive data.</b> This is the received word, transferred from the receive shift-register at the end of a transfer. Regardless of the programmed character length and the direction of shifting, the received data is stored right-justified in the register.

## 25.11 Parity Memory

The parity portion of multi-buffer RAM is not accessible by the CPU during normal operating modes. However, each read or write operation to the control/data/status portion of the multi-buffer RAM causes reads/writes to the parity portion as well.

- Each write to the multi-buffer RAM (either from the Peripheral interface or by the MibSPI itself) causes a write operation to the parity portion of RAM simultaneously to update the equivalent parity bits.
- Each read operation from the multi-buffer RAM (either from the Peripheral interface or by the MibSPI itself) causes a read operation from the parity portion of the RAM for parity comparison purpose.
- Reads/Writes to multi-buffer RAM can either be caused by any CPU/DMA accesses or by the sequencer logic of MibSPI itself.
- Incase of Parity error ESM module is notified to generate MIBSPI Parity ESM interrupt. User can check the error status and address location captured in the UERRSTAT and UERRADDRx registers respectively.

For testing the parity portion of the multi-buffer RAM, which is a 4-bit field per word address (1 bit per byte), a separate parity memory test mode is available. Parity memory test mode can be enabled and disabled by the PTESTEN bit in the UERRCTRL register.

During the parity test mode, the parity locations are addressable at the address between RAM\_BASE\_ADDR + 0x400h and RAM\_BASE\_ADDR + 0x7FFh. Each location corresponds, sequentially, to each TXRAM word, then to each RXRAM word. See [Figure 25-78](#) for a diagram of the memory map of parity memory during normal operating mode and during parity test mode.

During parity test mode, after writing the data/control portion of the RAM, the parity locations can be written with incorrect parity bits to intentionally cause parity errors.

See the device-specific data sheet to get the actual base address of the multi-buffer RAM.

---

**NOTE:** The RX\_RAM\_ACCESS bit can also be set to 1 during the parity test mode to be enable writes to RXRAM locations. Both parity RAM testing and RXRAM testing can be done together.

---

There are 4 bits of parity corresponding to each of the 32-bit multi-buffer locations. Individual bits in the parity memory are byte-addressable in parity test mode. See the example in [Figure 25-79](#) for further details.


---

**NOTE:** Polarity of the parity (odd/even) varies by device. In some devices, a control register in the system module can be used to select odd or even parity.




---

**Figure 25-78. Memory Map for Parity Locations during Normal and Test Mode**

**Memory Map During Normal Operation**  
(Parity locations are not accessible by CPU)



**Memory Map During Parity Test Mode**  
(Parity locations are accessible by CPU)



\* BASE - Base Address of Multi-Buffer RAM

Refer to specific Device Data sheet  
for the actual value of BASE.


\* Shaded areas indicate they are physically not present.

### 25.11.1 Example of Parity Memory Organization

Suppose TXBUF5 (6th location in TXRAM) in the multi-buffer RAM is written with a value of A001\_AA55. If the polarity of the parity is set to odd, the corresponding parity location parity5 will get updated with equivalent parity of 1011 in its field.

During parity-memory test mode, these bits can be individually byte addressed. The return data will be a byte adjusted with actual parity bit in the LSB of the byte. If a word is read from the word-boundary address of parity locations, then each bit of the 4-bit parity is byte-adjusted and a 32-bit word is returned. Os will be padded into the parity bits to get each byte. See [Figure 25-79](#) for a diagram.

**Figure 25-79. Example of Memory Mapped Parity Locations during Test Mode**



- 1 Shaded areas indicate reads return 0, writes have no effect. These registers are not physically present.

---

**NOTE: Read Access to Parity Memory Locations**

Parity memory locations can be read even without entering into parity memory test mode. Their address remains as in memory test mode. It is only to enter parity-memory test mode to enable write access to the parity memory locations.

---

## 25.12 MibSPI Pin Timing Parameters

The pin timings of SPI can be classified based on its mode of operation. In each mode, different configurations like Phase & Polarity affect the pin timings.

The pin directions are based on the mode of operation.

### **Master mode SPI:**

- SPICLK (SPI Clock) - Output
- SPISIMO (SPI Slave In Master Out) - Output
- SPISCS[7:0] (SPI Slave Chip Selects) - Output
- SPISOMI (SPI Slave Out Master In) - Input
- SPIENA (SPI slave ready Enable) - Input

### **Slave mode SPI:**

- SPICLK - Input
- SPISIMO - Input
- SPISCS - Input
- SPISOMI - Output
- SPIENA - Output


---

**NOTE:** All the timing diagrams given below are with Phase='0' & Polarity = '0' unless explicitly stated otherwise.

---


### 25.12.1 Master Mode Timings for SPI/MibSPI

**Figure 25-80. SPI/MibSPI Pins during Master mode 3-pin configuration**




\* Dotted vertical lines indicate the receive edges

**Figure 25-81. SPI/MibSPI pins during Master mode 4-pin with SPISCS configuration.**



\* Dotted vertical lines indicate the receive edges


**Figure 25-82. SPI/MibSPI pins during Master mode in 4pin with SPIENA configuration**



\* De-activation of SPIENA pin is controlled by the Slave.


\* Dotted vertical lines indicate the receive edges

**Figure 25-83. SPI/MibSPI pins during Master/Slave mode with 5-pin configuration**




### 25.12.2 Slave Mode Timings for SPI/MibSPI


**Figure 25-84. SPI/MibSPI pins during Slave mode 3-pin configuration**



**Figure 25-85. SPI/MibSPI pins during Slave mode in 4pin with SPIENA configuration**




**Figure 25-86. SPI/MibSPI pins during Slave mode in 5pin configuration - (Single Slave).**



\* Diagram shows relationship between the SPISCS from a Master to SPIENA from Slave SPI when SPIENA is configured in Push-Pull mode

**Figure 25-87. SPI/MibSPI pins during Slave mode in 5pin configuration - (Single/Multi Slave).**



\* Diagram shows relationship between the SPISCS from a Master to SPIENA from Slave SPI when SPIENA is configured in High-Z mode

### 25.12.3 Master Mode Timing Parameter Details

In case of Master, the module drives out SPICLK. It also drives out the Transmit data on SPISIMO w.r.t its internal SPICLK. In case of Master mode, the RX data on SPISOMI pin is registered w.r.t SPICLK received through Input buffer from the I/O pad.

If ChipSelect pin is functional, then Master will drive out **SPISCS** pin(s) before starting the SPICLK. If **SPIENA** pin is functional, then Master will wait for an active 'low' from Slave on the input pin to start the SPICLK.

**Table 25-55. Timing Parameters of SPI/MibSPI Pins in Master Mode**

SI No.	Delay Item	Min	Max	Note
1	Cycle Time SPICLK	2VCLK	256VCLK	SPICLK frequency is programmable in Master mode.
2a	<b>SPISCS</b> - SPICLK edge Phase = '0' (4pin CS configuration -CSHOLD = '0')	2VCLK	(C2TDELAY + 2)*VCLK + t <sub>dd</sub>	This timing is based on CSHOLD being '0' for the current and the previous buffer transfer.
2b	<b>SPISCS</b> - SPICLK edge Phase = '0' (4pin CS configuration -CSHOLD = '1')	3VCLK	(C2TDELAY + 3)*VCLK + t <sub>dd</sub>	This timing is based on CSHOLD being '1' for the current or the previous buffer transfer.
3a	<b>SPISCS</b> - SPICLK edge Phase = '1' (4pin CS configuration -CSHOLD = '0')	0.5 SPICLK + 2VCLK	(C2TDELAY + 2)*VCLK + 0.5SPICLK + t <sub>dd</sub>	This timing is based on CSHOLD being '0' for the current and the previous buffer transfer.
3b	<b>SPISCS</b> - SPICLK edge Phase = '1' (4pin CS configuration -CSHOLD = '1')	0.5 SPICLK + 3VCLK	(C2TDELAY + 3)*VCLK + 0.5SPICLK + t <sub>dd</sub>	This timing is based on CSHOLD being '1' for the current or the previous buffer transfer.
4	Output Delay time, SPICLK TX edge to SPISIMO valid	+/- t <sub>dd</sub>	-	Actual analog delay depends on difference of SPICLK and SPISIMO pin delays (t <sub>dd</sub> ) from their generation points.
5	Output Hold time, SPICLK RX edge to SPISIMO valid	0.5SPICLK +/- t <sub>dd</sub>	-	Actual analog delay depends on difference of SPICLK and SPISIMO pin delays (t <sub>dd</sub> ) from their generation points.
6	Input Setup time requirement on SPISOMI pin with respect to (w.r.t) SPICLK	+/- t <sub>pdd</sub>	-	The incoming data on SPISOMI pin is sampled w.r.t incoming (fed back) SPICLK. So, the difference between propagation delay (t <sub>pdd</sub> ) - SPICLK pin reaching as clock and SPISOMI reaching as a data to the sampling register determines the actual setup time.
7	Input Hold time requirement on SPISOMI pin w.r.t SPICLK	+/- t <sub>pdd</sub>	-	The incoming data on SPISOMI pin is sampled w.r.t incoming (fed back) SPICLK. So, the difference between propagation delay (t <sub>pdd</sub> ) - SPICLK pin reaching as clock and SPISOMI reaching as a data to the sampling register determines the actual hold time.
8	<b>SPIENA</b> - SPICLK edge Phase = '0' (4pin ENA or 5pin configuration)	2VCLK	3VCLK	Delay between <b>SPIENA</b> assertion from the Slave to the start of first edge of SPICLK by the Master.
9	<b>SPIENA</b> - SPICLK edge Phase = '1' (4pin ENA or 5pin configuration)	0.5SPICLK + 2VCLK	0.5SPICLK + 3VCLK	
10	SPICLK - <b>SPISCS</b> Phase = '0', Master	0.5SPICLK + 1VCLK	-	Delay between the last edge of SPICLK to deactivation of <b>SPISCS</b> pin by the Master.
11	SPICLK - <b>SPISCS</b> Phase = '1', Master	1VCLK	-	

**Table 25-55. Timing Parameters of SPI/MibSPI Pins in Master Mode (continued)**

SI No.	Delay Item	Min	Max	Note
12	Maximum hold time on <u>SPIENA</u> after the final SPICLK edge supported by Master (Phase = '0')	-	0.5SPICLK + (WDELAY + 1)* VCLK	After the last edge of SPICLK, the maximum delay within which SPIENA pin should be deasserted so that the Master does not start the next buffer (if available) transfer. Slave SPI/MibSPI should deassert SPIENA before this time if it is not ready with the next TX data for transfer.
13	Maximum hold time on <u>SPIENA</u> after the final SPICLK edge supported by Master (Phase = '1')	-	(WDELAY + 1)* VCLK	After the last edge of SPICLK, the maximum delay within which ENA pin should be deasserted so that the Master does not start the next buffer (if available) transfer. Slave SPI/MibSPI should deassert SPIENA before this time if it is not ready with the next TX data for transfer.
14a	Minimum inactive time of <u>SPISCS</u> pin(s) between two data words (CSHOLD=0)	2VCLK + (WDELAY)* VCLK	-	This can be increased by using WDELAY counter. Applicable when CSHOLD is '0' for the current and the previous buffer transfers.
14b	Minimum inactive time of <u>SPISCS</u> pin(s) between two data words (CSHOLD=1)	1VCLK + (WDELAY)* VCLK	-	This can be increased by using WDELAY counter. This is applicable when CSHOLD is set to '1' for the current buffer and was '0' for the previous one.
15	Time at which <u>SPIENA</u> pin will be sampled after <u>SPISCS</u> goes active	C2TDELAY	-	If C2TDELAY is not programmed or '0', then the FSM will look for the ENA pin value 1VCLK after the asserting the ChipSelect. The FSM always looks at the registered version of ENA pin value.
$t_{dd}$ - delay differences between the two related pins; $t_{pdd}$ - propagation delay differences between the two related pins				

#### 25.12.4 Slave Mode Timing Parameter Details

In case of Slave mode, the module will drive only SPISOMI and SPIENA pins. All other pins are inputs to it. The RX data on SPISIMO pin will be registered w.r.t SPICLK pin. Slave will use  $\overline{\text{SPISCS}}$  pin to drive out SPIENA pin if both are functional. If 4pin with SPIENA is configured, then Slave will drive out active low signal on SPIENA pin when a new data is written to the TX Shift Register. Irrespective of 4pin with SPIENA or 5pin configuration, the Slave will deassert the SPIENA pin after the last bit is received. If ENABLE\_HIGHZ (SPIINT0.24) bit is '0', the de-asserted value of SPIENA pin will be '1'. Otherwise, it will depend upon the internal PullUp or PullDown resistor (if implemented) depending upon the Specification of the Chip.

**Table 25-56. Timing Parameters of SPI/MibSPI Pins in Slave Mode.**

SI No.	Delay Item	Min	Max	Note
1	Cycle Time of SPICLK	2VCLK	-	Slave supports any slower frequency of SPICLK above DC levels.
4	Output Delay time, SPICLK TX edge to SPISOMI valid	$t_{pd}$	-	Actual delay depends on the propagation delay of SPICLK pin to the Clock input of the register driving the TXDATA and the O/P buffer delay on SPISOMI pin.
5	Output Hold time, SPICLK RX edge to SPISOMI valid	$0.5\text{SPICLK} + t_{pd}$	-	Actual delay depends on the propagation delay of SPICLK pin to the Clock input of the register driving the TXDATA and the O/P buffer delay on SPISOMI pin.
6	Input Setup time requirement on SPISIMO pin with respect to (w.r.t) SPICLK	$+/- t_{pdd}$	-	The incoming data on SPISIMO pin is sampled w.r.t incoming SPICLK. So, the difference between propagation delay ( $t_{pdd}$ ) of both the pins determines the actual setup time.
7	Input Hold time requirement on SPISIMO pin w.r.t SPICLK	$+/- t_{pdd}$	-	The incoming data on SPISIMO pin is sampled w.r.t incoming SPICLK. So, the difference between propagation delay ( $t_{pdd}$ ) of both the pins determines the actual hold time.
16	SPICLK - SPIENA (4pin/5pin configuration)	1VCLK	2.5 VCLK	Delay between the final RX-edge of SPICLK to the deassertion of SPIENA pin by the Slave
17	$\overline{\text{SPISCS}} - \overline{\text{SPIENA}}$ (5pin)	0	-	Delay between assertion of $\overline{\text{SPISCS}}$ by the Master to the assertion of SPIENA pin by the Slave (assuming Slave is ready with the TX data).
18	Minimum delay between deselecting the Slave using its $\overline{\text{SPISCS}}$ pin and clocking a different Slave	2VCLK	-	A SPICLK edge within 2VCLK of deassertion of $\overline{\text{SPISCS}}$ will be treated a valid edge in Slave mode.
19	$\overline{\text{SPISCS}}$ deassertion to SPISOMI tristate	-	$1\text{VCLK} + t_{pd}$	Slave will tristate the SPISOMI pin if it is deselected by $\overline{\text{SPISCS}}$ (when CS is functional).

## **Serial Communication Interface (SCI)/Local Interconnect Network (LIN) Module**

This chapter describes the serial communication interface (SCI) / local interconnect network (LIN) module. The SCI/LIN is compliant to the LIN 2.1 protocol specified in the *LIN Specification Package*. This module can be configured to operate in either SCI (UART) or LIN mode.

---

**NOTE:** This chapter describes a superset implementation of the LIN/SCI module that includes features and functionality that require DMA. Since not all devices have DMA capability, consult your device-specific datasheet to determine applicability of these features and functions to your device being used.

---

Topic	Page
26.1 Introduction and Features .....	1345
26.2 SCI Communication Formats .....	1350
26.3 SCI Interrupts .....	1358
26.4 SCI DMA Interface .....	1361
26.5 SCI Configurations .....	1362
26.6 SCI Low Power Mode .....	1364
26.7 LIN Communication Formats .....	1365
26.8 LIN Interrupts .....	1382
26.9 LIN DMA Interface .....	1382
26.10 LIN Configurations .....	1383
26.11 Low-Power Mode .....	1385
26.12 Emulation Mode .....	1387
26.13 SCI/LIN Control Registers .....	1388
26.14 GPIO Functionality .....	1435

## 26.1 Introduction and Features

The SCI/LIN module can be programmed to work either as an SCI or as a LIN. The core of the module is an SCI. The SCI's hardware features are augmented to achieve LIN compatibility.

The SCI module is a universal asynchronous receiver-transmitter that implements the standard nonreturn to zero format. The SCI can be used to communicate, for example, through an RS-232 port or over a K-line.

The LIN standard is based on the SCI (UART) serial data link format. The communication concept is single-master/multiple-slave with a message identification for multi-cast transmission between any network nodes.

Throughout the chapter Compatibility Mode refers to SCI Mode functionality of SCI/LIN Module. The initial part of the chapter explains about the SCI functionality and later part about the LIN functionality. Though the register are common for LIN and SCI, the register descriptions has notes to identify the register / bit usage in different modes.

### 26.1.1 SCI Features

The following are the features of the SCI module:

- Standard universal asynchronous receiver-transmitter (UART) communication
- Supports full- or half-duplex operation
- Standard nonreturn to zero (NRZ) format
- Double-buffered receive and transmit functions in compatibility mode
- Supports two individually enabled interrupt lines: level 0 and level 1
- Configurable frame format of 3 to 13 bits per character based on the following:
  - Data word length programmable from one to eight bits
  - Additional address bit in address-bit mode
  - Parity programmable for zero or one parity bit, odd or even parity
  - Stop programmable for one or two stop bits
- Asynchronous or isosynchronous communication modes
- Two multiprocessor communication formats allow communication between more than two devices
- Sleep mode is available to free CPU resources during multiprocessor communication and then wake up to receive an incoming message
- The 24-bit programmable baud rate supports  $2^{24}$  different baud rates provide high accuracy baud rate selection
- At 100MHz Peripheral Clock, 3.125 Mbits/s is the Max Baud Rate achievable
- Capability to use Direct Memory Access (DMA) for transmit and receive data
- Five error flags and Seven status flags provide detailed information regarding SCI events
- Two external pins: LINRX and LINTX
- Multi-buffered receive and transmit units

---

**NOTE:** SCI/LIN module does not support UART hardware flow control. This feature can be implemented in software using a general purpose I/O pin.

---

## 26.1.2 LIN Features

The following are the features of the LIN module:

- Compatibility with LIN 1.3, 2.0 and 2.1 protocols
- Configurable Baud Rate up to 20 Kbits/s
- Two external pins: LINRX and LINTX.
- Multi-buffered receive and transmit units
- Identification masks for message filtering
- Automatic master header generation
  - Programmable synchronization break field
  - Synchronization field
  - Identifier field
- Slave automatic synchronization
  - Synchronization break detection
  - Optional baud rate update
  - Synchronization validation
- $2^{31}$  programmable transmission rates with 7 fractional bits
- Wakeup on LINRX dominant level from transceiver
- Automatic wakeup support
  - Wakeup signal generation
  - Expiration times on wakeup signals
- Automatic bus idle detection
- Error detection
  - Bit error
  - Bus error
  - No-response error
  - Checksum error
  - Synchronization field error
  - Parity error
- Capability to use Direct Memory Access (DMA) for transmit and receive data.
- 2 Interrupt lines with priority encoding for:
  - Receive
  - Transmit
  - ID, error, and status
- Support for LIN 2.0 checksum
- Enhanced synchronizer finite state machine (FSM) support for frame processing
- Enhanced handling of extended frames
- Enhanced baud rate generator
- Update wakeup/go to sleep

### 26.1.3 Block Diagram

The SCI/LIN module contains core SCI block with added sub-blocks to support LIN protocol.

Three Major components of the SCI Module are:

- Transmitter
- Baud Clock Generator
- Receiver

**Transmitter (TX)** contains two major registers to perform the double- buffering:

- The transmitter data buffer register (SCITD) contains data loaded by the CPU to be transferred to the shift register for transmission.
- The transmitter shift register (SCITXSHF) loads data from the data buffer (SCITD) and shifts data onto the LINTX pin, one bit at a time.

**Baud Clock Generator**

- A programmable baud generator produces either a baud clock scaled from VBUSP CLK.


**Receiver (RX)** contains two major registers to perform the double- buffering:


- The receiver shift register (SCIRXSHF) shifts data in from the LINRX pin one bit at a time and transfers completed data into the receive data buffer.
- The receiver data buffer register (SCIRD) contains received data transferred from the receiver shift register

The SCI receiver and transmitter are double-buffered, and each has its own separate enable and interrupt bits. The receiver and transmitter may each be operated independently or simultaneously in full duplex mode.

To ensure data integrity, the SCI checks the data it receives for breaks, parity, overrun, and framing errors. The bit rate (baud) is programmable to over 16 million different rates through a 24-bit baud-select register. [Figure 26-1](#) shows the detailed SCI block diagram.

The SCI/LIN module is based on the standalone SCI with the addition of an error detector (parity calculator, checksum calculator, and bit monitor), a mask filter, a synchronizer, and a multibuffered receiver and transmitter. The SCI interface, the DMA control subblocks and the baud generator are modified as part of the hardware enhancements for LIN compatibility. [Figure 26-2](#) shows the SCI/LIN block diagram.

**Figure 26-1. Detailed SCI Block Diagram**

**Figure 26-2. SCI/LIN Block Diagram**


## 26.2 SCI Communication Formats

The SCI module can be configured to meet the requirements of many applications. Because communication formats vary depending on the specific application, many attributes of the SCI/LIN are user configurable. The list below describes these configuration options:

- SCI Frame format
- SCI Timing modes
- SCI Baud rate
- SCI Multiprocessor modes

### 26.2.1 SCI Frame Formats

The SCI uses a programmable frame format. All frames consist of the following:

- One start bit
- One to eight data bits
- Zero or one address bit
- Zero or one parity bit
- One or two stop bits


The frame format for both the transmitter and receiver is programmable through the bits in the SCIGCR1 register. Both receive and transmit data is in nonreturn to zero (NRZ) format, which means that the transmit and receive lines are at logic high when idle. Each frame transmission begins with a start bit, in which the transmitter pulls the SCI line low (logic low). Following the start bit, the frame data is sent and received least significant bit first (LSB).

An address bit is present in each frame if the SCI is configured to be in address-bit mode but is not present in any frame if the SCI is configured for idle-line mode. The format of frames with and without the address bit is illustrated in [Figure 26-3](#).

A parity bit is present in every frame when the PARITY ENA bit is set. The value of the parity bit depends on the number of one bits in the frame and whether odd or even parity has been selected via the PARITY ENA bit. Both examples in [Figure 26-3](#) have parity enabled.

All frames include one stop bit, which is always a high level. This high level at the end of each frame is used to indicate the end of a frame to ensure synchronization between communicating devices. Two stop bits are transmitted if the STOP bit in SCIGCR1 register is set. The examples shown in [Figure 26-3](#) use one stop bit per frame.

**Figure 26-3. Typical SCI Data Frame Formats**



## 26.2.2 SCI Timing Mode

The SCI can be configured to use asynchronous or isosynchronous timing using TIMING MODE bit in SCIGCR1 register.

### 26.2.2.1 Asynchronous Timing Mode

The asynchronous timing mode uses only the receive and transmit data lines to interface with devices using the standard universal asynchronous receiver-transmitter (UART) protocol.

In the asynchronous timing mode, each bit in a frame has a duration of 16 SCI baud clock periods. Each bit therefore consists of 16 samples (one for each clock period). When the SCI is using asynchronous mode, the baud rates of all communicating devices must match as closely as possible. Receive errors result from devices communicating at different baud rates.


With the receiver in the asynchronous timing mode, the SCI detects a valid start bit if the first four samples after a falling edge on the LINRX pin are of logic level 0. As soon as a falling edge is detected on LINRX, the SCI assumes that a frame is being received and synchronizes itself to the bus.

To prevent interpreting noise as Start bit SCI expects LINRX line to be low for at least four contiguous SCI baud clock periods to detect a valid start bit. The bus is considered idle if this condition is not met. When a valid start bit is detected, the SCI determines the value of each bit by sampling the LINRX line value during the seventh, eighth, and ninth SCI baud clock periods. A majority vote of these three samples is used to determine the value stored in the SCI receiver shift register. By sampling in the middle of the bit, the SCI reduces errors caused by propagation delays and rise and fall times and data line noises.

[Figure 26-4](#) illustrates how the receiver samples a start bit and a data bit in asynchronous timing mode.

The transmitter transmits each bit for a duration of 16 SCI baud clock periods. During the first clock period for a bit, the transmitter shifts the value of that bit onto the LINTX pin. The transmitter then holds the current bit value on LINTX for 16 SCI baud clock periods.

**Figure 26-4. Asynchronous Communication Bit Timing**



### 26.2.2.2 Isynchronous Timing Mode

In isosynchronous timing mode, each bit in a frame has a duration of exactly 1 baud clock period and therefore consists of a single sample. With this timing configuration, the transmitter and receiver are required to make use of the SCICLK pin to synchronize communication with other SCI. **This mode is not supported on this device because SCICLK pin is not available.**

### 26.2.3 SCI Baud Rate

The SCI/LIN has an internally generated serial clock determined by the peripheral VCLK and the prescalers P and M in this register. The SCI uses the 24-bit integer prescaler P value of BRSR register to select the required baud rates. The additional 4-bit fractional divider M refines the baudrate selection.

In asynchronous timing mode, the SCI generates a baud clock according to the following formula:

$$\text{SCICLK Frequency} = \frac{\text{VCLK Frequency}}{P + 1 + \frac{M}{16}}$$

$$\text{Asynchronous baud value} = \frac{\text{SCICLK Frequency}}{16}$$

For P = 0,

$$\text{Asynchronous baud value} = \frac{\text{VCLK Frequency}}{32} \quad (41)$$

#### 26.2.3.1 Superfractional Divider, SCI Asynchronous Mode

The superfractional divider is available in SCI asynchronous mode (idle-line and address-bit mode). Building on the 4-bit fractional divider M (BRSR[27:24]), the superfractional divider uses an additional 3-bit modulating value, illustrated in [Table 26-2](#). The bits with a 1 in the table will have an additional VCLK period added to their  $T_{\text{bit}}$ . If the character length is more than 10, then the modulation table will be a rolled-over version of the original table ([Table 26-1](#)), as shown in [Table 26-2](#).

The baud rate will vary over a data field to average according to the BRSR[30:28] value by a “d” fraction of the peripheral internal clock:  $0 < d < 1$ . Refer [Figure 26-5](#) for a simple Average “d” calculation based on “U” value(BRSR[30:28]).

The instantaneous bit time is expressed in terms of  $T_{\text{VCLK}}$  as follows:

For all P other than 0, and all M and d (0 or 1),

$$T^i \text{bit} = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{\text{VCLK}} \quad (42)$$

For P = 0  $T_{\text{bit}} = 32T_{\text{VCLK}}$

The averaged bit time is expressed in terms of  $T_{\text{VCLK}}$  as follows:

For all P other than 0, and all M and d ( $0 < d < 1$ ),

$$T^a \text{bit} = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{\text{VCLK}} \quad (43)$$

For P = 0  $T_{\text{bit}} = 32T_{\text{VCLK}}$

**Table 26-1. Superfractional Bit Modulation for SCI Mode (Normal Configuration) <sup>(1)</sup>**

BRS[30:28]	Start Bit	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]	Stop Bit
0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	1	0
2	1	0	0	0	1	0	0	0	1	0
3	1	0	1	0	1	0	0	0	1	0
4	1	0	1	0	1	0	1	0	1	0
5	1	1	1	0	1	0	1	0	1	1
6	1	1	1	0	1	1	1	0	1	1
7	1	1	1	1	1	1	1	0	1	1

<sup>(1)</sup> Normal configuration = Start + 8 Data Bits + Stop Bit

**Table 26-2. Superfractional Bit Modulation for SCI Mode (Maximum Configuration) <sup>(1)</sup>**

BRS[30:28]	Start Bit	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]	Addr	Parity	Stop0	Stop1
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	1	0	0	0	0
2	1	0	0	0	1	0	0	0	1	0	0	0	1
3	1	0	1	0	1	0	0	0	1	0	1	0	1
4	1	0	1	0	1	0	1	0	1	0	1	0	1
5	1	1	1	0	1	0	1	0	1	1	1	0	1
6	1	1	1	0	1	1	1	0	1	1	1	0	1
7	1	1	1	1	1	1	1	0	1	1	1	1	1

<sup>(1)</sup> Maximum configuration = Start + 8 Data Bits + Addr Bit + Parity Bit + Stop Bit 0 + Stop Bit 1


**Table 26-3. SCI Mode (Minimum Configuration) <sup>(1)</sup>**

BRS[30:28]	Start Bit	D[0]	Stop
0	0	0	0
1	1	0	0
2	1	0	0
3	1	0	1
4	1	0	1
5	1	1	1
6	1	1	1
7	1	1	1


<sup>(1)</sup> Minimum configuration = Start + 1 Data Bits + Stop Bit

**Figure 26-5. Superfractional Divider Example**

Normal Data Frame with BRS[31:28] = 0



Normal Data Frame with BRS[31:28] = 1



## 26.2.4 SCI Multiprocessor Communication Modes

In some applications, the SCI may be connected to more than one serial communication device. In such a multiprocessor configuration, several frames of data may be sent to all connected devices or to an individual device. In the case of data sent to an individual device, the receiving devices must determine when they are being addressed. When a message is not intended for them, the devices can ignore the following data. When only two devices make up the SCI network, addressing is not needed, so multiprocessor communication schemes are not required.

SCI supports two multiprocessor communication modes which can be selected using COMM MODE bit:

- Idle-Line Mode
- Address Bit Mode

When the SCI is not used in a multiprocessor environment, software can consider all frames as data frames. In this case, the only distinction between the idle-line and address-bit modes is the presence of an extra bit (the address bit) in each frame sent with the address-bit protocol.

The SCI allows full-duplex communication where data can be sent and received via the transmit and receive pins simultaneously. However, the protocol used by the SCI assumes that only one device transmits data on the same bus line at any one time. No arbitration is done by the SCI.

### 26.2.4.1 Idle-Line Multiprocessor Modes

In idle-line multiprocessor mode, a frame that is preceded by an idle period (10 or more idle bits) is an address frame. A frame that is preceded by fewer than 10 idle bits is a data frame. [Figure 26-6](#) illustrates the format of several blocks and frames with idle-line mode.

There are two ways to transmit an address frame using idle-line mode:

**Method 1:** In software, deliberately leave an idle period between the transmission of the last data frame of the previous block and the address frame of the new block.

**Method 2:** Configure the SCI to automatically send an idle period between the last data frame of the previous block and the address frame of the new block.

Although Method 1 is only accomplished by a delay loop in software, Method 2 can be implemented by using the transmit buffer and the TXWAKE bit in the following manner:

Step 1: Write a 1 to the TXWAKE bit.


Step 2: Write a dummy data value to the SCITD register. This triggers the SCI to begin the idle period as soon as the transmitter shift register is empty.

Step 3: Wait for the SCI to clear the TXWAKE flag.

Step 4: Write the address value to SCITD.

As indicated by Step 3, software should wait for the SCI to clear the TXWAKE bit. However, the SCI clears the TXWAKE bit at the same time it sets TXRDY (that is, transfers data from SCITD into SCITXSHF). Therefore, if the TX INT ENA bit is set, the transfer of data from SCITD to SCITXSHF causes an interrupt to be generated at the same time that the SCI clears the TXWAKE bit. If this interrupt method is used, software is not required to poll the TXWAKE bit waiting for the SCI to clear it.

When idle-line multiprocessor communications are used, software must ensure that the idle time exceeds 10 bit periods before addresses (using one of the methods mentioned above), and software must also ensure that data frames are written to the transmitter quickly enough to be sent without a delay of 10 bit periods between frames. Failure to comply with these conditions will result in data interpretation errors by other devices receiving the transmission.


**Figure 26-6. Idle-Line Multiprocessor Communication Format**


#### 26.2.4.2 Address-Bit Multiprocessor Mode

In the address-bit protocol, each frame has an extra bit immediately following the data field called an address bit. A frame with the address bit set to 1 is an address frame; a frame with the address bit set to 0 is a data frame. The idle period timing is irrelevant in this mode. [Figure 26-7](#) illustrates the format of several blocks and frames with the address-bit mode.

When address-bit mode is used, the value of the TXWAKE bit is the value sent as the address bit. To send an address frame, software must set the TXWAKE bit. This bit is cleared as the contents of the SCITD are shifted from the TXWAKE register so that all frames sent are data except when the TXWAKE bit is written as a 1.

No dummy write to SCITD is required before an address frame is sent in address-bit mode. The first byte written to SCITD after the TXWAKE bit is written to 1 is transmitted with the address bit set when address-bit mode is used.

**Figure 26-7. Address-Bit Multiprocessor Communication Format**


### 26.2.5 SCI Multi Buffered Mode

To reduce CPU load when Receiving or Transmitting data in interrupt mode or DMA mode, the SCI/LIN module has eight separate Receive and transmit buffers. Multi buffered mode is enabled by setting the MBUF MODE bit.


The multibuffer 3-bit counter counts the data bytes transferred from the SCIRXSHF register to the RDy receive buffers and TDy transmit buffers register to SCITXSHF register. The 3-bit compare register contains the number of data bytes expected to be received or transmitted. the LENGTH value in SCIFORMAT register indicates the expected length and is used to load the 3-bit compare register.


A receive interrupt (RX interrupt; see the SCIINTVECT0 and SCIINTVECT1 registers), and a receive ready RXRDY flag set in SCIFLR register, as well as a DMA request (RXDMA) could occur after receiving a response if there are no response receive errors for the frame (such as, there is, frame error, and overrun error).

A transmit interrupt (TX interrupt), and a transmit ready flag (TXRDY flag in SCIFLR register), and a DMA request (TXDMA) could occur after transmitting a response.

Figure 26-8 and Figure 26-9 shows the receive and transmit multibuffer functional block diagram.

**Figure 26-8. Receive Buffers**



**Figure 26-9. Transmit Buffers**



## 26.3 SCI Interrupts

The SCI/LIN module has two interrupt lines, level 0 and level 1, to the vectored interrupt manager (VIM) module (see [Figure 26-10](#)). Two offset registers SCIINTVECT0 and SCIINTVECT1 determine which flag triggered the interrupt according to the respective priority encoders. Each interrupt condition has a bit to enable/disable the interrupt in the SCISETINT and SCICLRINT registers respectively.


Each interrupt also has a bit that can be set as interrupt level 0(INT0) or as interrupt level 1(INT1). By default, interrupts are in interrupt level 0. SCISETINTLVL sets a given interrupt to level1. SCICLEARINTLVL resets a given interrupt level to the default level 0.

The interrupt vector registers SCIINTVECT0 and SCIINTVECT1 return the vector of the pending interrupt line INT0 or INT1. If more than one interrupt is pending, the interrupt vector register holds the highest priority interrupt.

**Figure 26-10. General Interrupt Scheme**



**Figure 26-11. Interrupt Generation for Given Flags**



### 26.3.1 Transmit Interrupt

To use transmit interrupt functionality, SET TX INT bit must be enabled and SET TX DMA bit must be cleared. The transmit ready (TXRDY) flag is set when the SCI transfers the contents of SCITD to the shift register, SCITXSHF. The TXRDY flag indicates that SCITD is ready to be loaded with more data. In addition, the SCI sets the TX EMPTY bit if both the SCITD and SCITXSHF registers are empty. If the SET TX INT bit is set, then a transmit interrupt is generated when the TXRDY flag goes high. Transmit Interrupt is not generated immediately after setting the SET TX INT bit unlike transmit DMA request. Transmit Interrupt is generated only after the first transfer from SCITD to SCITXSHF, that is first data has to be written to SCITD by the User before any interrupt gets generated. To transmit further data the user can write data to SCITD in the transmit Interrupt service routine.

Writing data to the SCITD register clears the TXRDY bit. When this data has been moved to the SCITXSHF register, the TXRDY bit is set again. The interrupt request can be suspended by setting the CLR TX INT bit; however, when the SET TX INT bit is again set to 1, the TXRDY interrupt is asserted again. The transmit interrupt request can be eliminated until the next series of values is written to SCITD, by disabling the transmitter via the TXENA bit, by a software reset SWnRST, or by a device hardware reset.

### 26.3.2 Receive Interrupt

The receive ready (RXRDY) flag is set when the SCI transfers newly received data from SCIRXSHF to SCIRD. The RXRDY flag therefore indicates that the SCI has new data to be read. Receive interrupts are enabled by the SET RX INT bit. If the SET RX INT is set when the SCI sets the RXRDY flag, then a receive interrupt is generated. The received data can be read in the Interrupt Service routine.

On a device with both SCI and a DMA controller, the bits SET RX DMA ALL and SET RX DMA must be cleared to select interrupt functionality.

### 26.3.3 WakeUp Interrupt

SCI sets the WAKEUP flag if bus activity on the RX line either prevents power-down mode from being entered, or RX line activity causes an exit from power-down mode. If enabled (SET WAKEUP INT), wakeup interrupt is triggered once WAKEUP flag is set.

### 26.3.4 Error Interrupts

The following error detection are supported with Interrupt by the SCI module:

- Parity errors (PE)
- Frame errors (FE)
- Break Detect errors (BRKDT)
- Overrun errors (OE)
- Bit errors (BE)

If all of these errors (PE, FE, BRKDT, OE, BE) are flagged, an interrupt for the flagged errors will be generated if enabled. A message is valid for both the transmitter and the receiver if there is no error detected until the end of the frame. Each of these flags is located in the receiver status (SCIFLR) register.

There are 16 interrupt sources in the SCI/LIN module, In SCI mode 8 interrupts are supported, as seen in [Table 26-4](#).

**Table 26-4. SCI/LIN Interrupts**

Offset <sup>(1)</sup>	Interrupt	Applicable to SCI	Applicable to LIN
0	No interrupt		
1	Wakeup	Yes	Yes
2	Inconsistent-synch-field error	No	Yes
3	Parity error	Yes	Yes
4	ID	No	Yes
5	Physical bus error	No	Yes
6	Frame error	Yes	Yes
7	Break detect	Yes	No
8	Checksum error	No	Yes
9	Overrun error	Yes	Yes
10	Bit error	Yes	Yes
11	Receive	Yes	Yes
12	Transmit	Yes	Yes
13	No-response error	No	Yes
14	Timeout after wakeup signal (150 ms)	No	Yes
15	Timeout after three wakeup signals (1.5 s)	No	Yes
16	Timeout (Bus Idle, 4s)	No	Yes

<sup>(1)</sup> Offset 1 is the highest priority. Offset 16 is the lowest priority.

## 26.4 SCI DMA Interface

DMA requests for receive (RXDMA request) and transmit (TXDMA request) are available for the SCI/LIN module. The DMA transfers depending on whether multibuffer mode bit ( MBUF MODE) is enabled or not. For DMA module configuration refer

### 26.4.1 Receive DMA Requests

This DMA functionality is enabled/disabled by the CPU using the SET RX DMA/CLR RX DMA bits, respectively.

In Multi Buffered SCI mode with DMA enabled, the receiver loads the RDy buffers for each received character. RX DMA request is triggered once the last character of the programmed number of characters (LENGTH) are received and copied to the corresponding RDy buffer successfully.

If the multibuffer option is disabled, then DMA requests will be generated on a byte-per-byte basis until all the expected response data fields are received.

In multiprocessor mode, the SCI can generate receiver interrupts for address frames and DMA requests for data frames or DMA requests for both. This is controlled by the SET RX DMA ALL bit.

In multiprocessor mode with the SLEEP bit set, no DMA is generated for received data frames. The software must clear the SLEEP bit before data frames can be received.

### 26.4.2 Transmit DMA Requests

DMA functionality is enabled/disabled by the CPU with SET TX DMA/CLR TX DMA bits, respectively.

In Multi Buffered SCI mode once TXRDY bit is set or after a transmission of programmed no.of characters (LENGTH) (up to eight data bytes stored in the transmit buffer(s) TDy in the LINTD0 and LINTD1 registers), a DMA request is generated in order to reload the transmit buffer for the next transmission. If the multibuffer option is disabled, then DMA requests will be generated on a byte-per-byte basis until all bytes are transferred.

## 26.5 SCI Configurations

Before the SCI sends or receives data, its registers should be properly configured. Upon power-up or a system-level reset, each bit in the SCI registers is set to a default state. The registers are writable only after the RESET bit is set to 1. Of particular importance is the SWnRST bit. This active-low bit is initialized to 0 and keeps the SCI in a reset state until it is programmed to 1. Therefore, all SCI configuration should be completed before a 1 (one) is written to the SWnRST bit.

The following list details the configuration steps that software should perform prior to the transmission or reception of data. As long as SWnRST is held low the entire time that the SCI is being configured, the order in which the registers are programmed is not important.

- Enable SCI by setting RESET bit.
- Clear SWnRST to 0 before configuring the SCI.
- Select the desired frame format by programming SCIGCR1.
- Configure the LINRX and LINTX pins for SCI functionality by setting the RX FUNC and TX FUNC bit.
- Select the baud rate to be used for communication by programming BRSR.
- Select internal clock by programming the CLOCK bit.
- Set the CONT bit to make SCI not to halt for an emulation breakpoint until its current reception or transmission is complete (this bit is used only in an emulation environment).
- Set LOOP BACK bit to connect the transmitter to the receiver internally (this feature is used to perform a self-test).
- Select the receiver enable RXENA bit if data is to be received.
- Select the transmit enable TXENA bit if data is to be transmitted.
- Set SWnRST to 1 after the SCI is configured.
- Perform Receive or Transmit data..

### 26.5.1 Receiving Data

The SCI receiver is enabled to receive messages if the RX FUNC bit and the RXENA bit are set to 1. If the RX FUNC bit is not set, the LINRX pin functions as a general purpose I/O pin rather than as an SCI function pin.

SCI module can receive data in one of the following modes:

- Single-Buffer (Normal) Mode
- Multi-Buffer Mode

After a valid idle period is detected, data is automatically received as it arrives on the LINRX pin.

#### 26.5.1.1 Receiving Data in Single-Buffer Mode

Single Buffer Mode is selected when MBUF MODE bit is 0. In this mode SCI sets the RXRDY bit when it transfers newly received data from SCIRXSHF to SCIRD. The SCI clears the RXRDY bit after the new data in SCIRD has been read. Also, as data is transferred from SCIRXSHF to SCIRD, the SCI sets FE, OE, or PE if any of these error conditions were detected in the received data. These error conditions are supported with configurable Interrupt capability. The wake-up and break-detect status bits are also set if one of these errors occurs, but they do not necessarily occur at the same time that new data is being loaded into SCIRD.

User can receive data by:

1. Polling Receive Ready Flag
2. Receive Interrupt
3. DMA

In polling method, software can poll for RXRDY bit and read the data from SCIRD register once RXRDY is set high. CPU is unnecessarily overloaded by selecting Polling mode. To avoid this user can use either Interrupt or DMA method. To use interrupt method SET RX INT bit should be set and to use DMA SET RX DMA bit should be set. Either an Interrupt or a DMA request is generated the moment RXRDY is set.

### 26.5.1.2 Receiving Data in Multi-Buffer Mode

Multi-Buffer Mode is selected when MBUF MODE bit is 1. In this mode SCI sets the RXRDY bit when programmed number of data are received in the receive buffer, the complete frame. The error condition detection logic is same as Single Buffer Mode, except that it monitors for the complete frame. Like Single Buffer Mode the user can use either Interrupt, DMA or polling method to read the data. The received data has to be read from the LINRD0 and LINRD1 register, based on the number of bytes. For LENGTH less than or equal to 4, Read to LINRD0 register will clear the "RXRDY" flag. For LENGTH greater than 4, Read to LINRD1 register will clear the "RXRDY" flag.

### 26.5.2 Transmitting Data

The SCI transmitter is enabled if the TX FUNC bit and the TXENA bit are set to 1. If the TX FUNC bit is not set, the LINTX pin functions as a general purpose I/O pin rather than as an SCI function pin. Any value written to the SCITD before TXENA is set to 1 is not transmitted. Both of these control bits allow for the SCI transmitter to be held inactive independently of the receiver.

SCI module can transmit data in one of the following modes:

- Single-Buffer (Normal) Mode
- Multi-Buffered or Buffered SCI Mode.

#### 26.5.2.1 Transmitting Data in Single-Buffer Mode

Single Buffer Mode is selected when MBUF MODE bit is 0. In this mode SCI waits for data to be written to SCITD, transfers it to SCITXSHF, and transmits it. The flags TXRDY and TX EMPTY indicate the status of the transmit buffers. That is, when the transmitter is ready for data to be written to SCITD, the TXRDY bit is set. Additionally, if both SCITD and SCITXSHF are empty, then the TX EMPTY bit is also set.

User can transmit data by:

1. Polling Transmit Ready Flag
2. Receive Interrupt
3. DMA

In polling method, software can poll for TXRDY bit to go high before writing the data to SCITD register. CPU is unnecessarily overloaded by doing this Polling method. To avoid this user can use either Interrupt or DMA method. To use interrupt method SET TX INT bit should be set and to use DMA SET TX DMA bit should be set. Either an Interrupt or a DMA request is generated the moment TXRDY is set. When the SCI has completed transmission of all pending frames, the SCITXSHF register and SCITD are empty, the TXRDY bit is set, and an interrupt/DMA request is generated, if enabled. Because all data has been transmitted, the interrupt/DMA request should be halted. This can be done by either disabling the transmit interrupt (CLR TX INT) / DMA request (CLR TX DMA bit) or by disabling the transmitter (clear TXENA bit).

---

**NOTE:** The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0 or SCIINTVECT1 register.

---

#### 26.5.2.2 Transmitting Data in Multi-Buffer Mode

Multi-Buffer Mode is selected when MBUF MODE bit is 1. Similar to Single Buffer Mode the software can use polling, Interrupt or DMA method to write the data to be transmitted. The data to be transmitted has to be written to LINTD0 and LINTD1 register, based on the number of bytes. SCI waits for data to be written to Byte 0(TD0) of LINTD0 register and transfers the programmed number of bytes to SCITXSHF to transmit one by one automatically.

## 26.6 SCI Low Power Mode

The SCI/LIN can be put in either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SCI/LIN. During global low-power mode, all clocks to the SCI/LIN are turned off so the module is completely inactive.

Local low-power mode is asserted by setting the POWERDOWN bit; setting this bit stops the clocks to the SCI/LIN internal logic and the module registers. Setting the POWERDOWN bit causes the SCI to enter local low-power mode and clearing the POWERDOWN bit causes SCI/LIN to exit from local low-power mode. All the registers are accessible during local power-down mode as any register access enables the clock to SCI for that particular access alone.

The wake-up interrupt is used to allow the SCI to exit low-power mode automatically when a low level is detected on the LINRX pin and also this clears the POWERDOWN bit. If wake-up interrupt is disabled, then the SCI/LIN immediately enters low-power mode whenever it is requested and also any activity on the LINRX pin does not cause the SCI to exit low-power mode.

---

**NOTE: Enabling Local Low-Power Mode During Receive and Transmit**

If the wake-up interrupt is enabled and low-power mode is requested while the receiver is receiving data, then the SCI immediately generates a wake-up interrupt to clear the powerdown bit and prevents the SCI from entering low-power mode and thus completes the current reception. Otherwise, if the wake-up interrupt is disabled, then the SCI completes the current reception and then enters the low-power mode.

---

### 26.6.1 Sleep Mode for Multiprocessor Communication

When the SCI receives data and transfers that data from SCIRXSHF to SCIRD, the RXRDY bit is set and if RX INT ENA is set, the SCI also generates an interrupt. The interrupt triggers the CPU to read the newly received frame before another one is received. In multiprocessor communication modes, this default behavior may be enhanced to provide selective indication of new data. When SCI receives an address frame that does not match its address, the device can ignore the data following this non-matching address until the next address frame by using sleep mode. Sleep mode can be used with both idle-line and address-bit multiprocessor modes.

If sleep mode is enabled by the SLEEP bit, then the SCI transfers data from SCIRXSHF to SCIRD only for address frames. Therefore, in sleep mode, all data frames are assembled in the SCIRXSHF register without being shifted into the SCIRD and without initiating a receive interrupt or DMA request. Upon reception of an address frame, the contents of the SCIRXSHF are moved into SCIRD, and the software must read SCIRD and determine if the SCI is being addressed by comparing the received address against the address previously set in the software and stored somewhere in memory (the SCI does not have hardware available for address comparison). If the SCI is being addressed, the software must clear the SLEEP bit so that the SCI will load SCIRD with the data of the data frames that follow the address frame.

When the SCI has been addressed and sleep mode has been disabled (in software) to allow the receipt of data, the SCI should check the RXWAKE bit (SCIFLR.12) to determine when the next address has been received. This bit is set to 1 if the current value in SCIRD is an address and set to 0 if SCIRD contains data. If the RXWAKE bit is set, then software should check the address in SCIRD against its own address. If it is still being addressed, then sleep mode should remain disabled. Otherwise, the SLEEP bit should be set again.

Following is a sequence of events typical of sleep mode operation:

- The SCI is configured and both sleep mode and receive actions are enabled.
- An address frame is received and a receive interrupt is generated.
- Software compares the received address frame against that set by software and determines that the SCI is not being addressed, so the value of the SLEEP bit is not changed.
- Several data frames are shifted into SCIRXSHF, but no data is moved to SCIRD and no receive interrupts are generated.
- A new address frame is received and a receive interrupt is generated.
- Software compares the received address frame against that set by software and determines that the SCI is being addressed and clears the SLEEP bit.
- Data shifted into SCIRXSHF is transferred to SCIRD, and a receive interrupt is generated after each data frame is received.
- In each interrupt routine, software checks RXWAKE to determine if the current frame is an address frame.
- Another address frame is received, RXWAKE is set, software determines that the SCI is not being addressed and sets the SLEEP bit back to 1. No receive interrupts are generated for the data frames following this address frame.

By ignoring data frames that are not intended for the device, fewer interrupts are generated. These interrupts would otherwise require CPU intervention to read data that is of no significance to this specific device. Using sleep mode can help free some CPU resources.

Except for the RXRDY flag, the SCI continues to update the receiver status flags (see [Table 26-12](#)) while sleep mode is active. In this way, if an error occurs on the receive line, an application can immediately respond to the error and take the appropriate corrective action.

Because the RXRDY bit is not updated for data frames when sleep mode is enabled, the SCI can enable sleep mode and use a polling algorithm if desired. In this case, when RXRDY is set, software knows that a new address has been received. If the SCI is not being addressed, then the software should not change the value of the SLEEP bit and should continue to poll RXRDY.

## 26.7 LIN Communication Formats

The SCI/LIN module can be used in LIN mode or SCI mode. The enhancements for baud generation, DMA controls and additional receive/transmit buffers necessary for LIN mode operation are also part of the enhanced buffered SCI module. LIN mode is selected by enabling LIN MODE bit in SCIGCR1 register.

---

**NOTE:** The SCI/LIN is built around the SCI platform and uses a similar sampling scheme: 16 samples for each bit with majority vote on samples 8, 9, and 10.

---

The SCI/LIN control registers are located at the SCI/LIN base address. For a detailed description of each register, see [Section 26.13](#).

### 26.7.1 LIN Standards

For compatibility with LIN2.0 standard the following additional features are implemented over LIN1.3:

- (i) Support for LIN 2.0 checksum
- (ii) Enhanced synchronizer FSM support for frame processing
- (iii) Enhanced handling of extended frames
- (iv) Enhanced baudrate generator
- (v) Update wakeup/go to sleep

The LIN module covers the CPU performance-consuming features, defined in the *LIN Specification Package* Revision 1.3 and 2.0 by hardware.

The Master Mode of LIN module is compatible with LIN 2.1 standard.


## 26.7.2 Message Frame

The LIN protocol defines a message frame format, illustrated in [Figure 26-12](#). Each frame includes one master header, one response, one in-frame response space, and inter-byte spaces. In-frame-response and inter-byte spaces may be 0.

There is no arbitration in the definition of the LIN protocol; therefore, multiple slave nodes responding to a header might be detected as an error.

The LIN bus is a single channel wired-AND. The bus has a binary level: either dominant for a value of 0, or recessive for a value of 1.

**Figure 26-12. LIN Protocol Message Frame Format: Master Header and Slave Response**




### 26.7.2.1 Message Header

The header of a message is initiated by a master (see [Figure 26-13](#)) and consists of a three field-sequence:

- The synch break field signaling the beginning of a message
- The synch field conveying bit rate information of the LIN bus
- The ID field denoting the content of a message


**Figure 26-13. Header 3 Fields: Synch Break, Synch, and ID**



### 26.7.2.2 Response

The format of the response is as illustrated in [Figure 26-14](#). There are two types of fields in a response: data and checksum. The data field consists of exactly one data byte, one start bit, and one stop bit, for a total of 10 bits. The LSB is transmitted first. The checksum field consists of one checksum byte, one start bit and one stop bit. The checksum byte is the inverted modulo-256 sum over all data bytes in the data fields of the response.

**Figure 26-14. Response Format of LIN Message Frame**



The format of the response is a stream of N data fields and one checksum field. Typically N is from 1 to 8, with the exception of the extended command frames ([Section 26.7.6](#)). The length N of the response is indicated either with the optional length control bits of the ID Field (this is used in standards earlier than LIN 1.x); see [Table 26-5](#), or by LENGTH value in SCIFORMAT[18:16] register; see [Table 26-6](#). The SCI/LIN module supports response lengths from 1 to 8 bytes in compliance with LIN 2.0.

**Table 26-5. Response Length Info Using IDBYTE Field Bits [5:4] for LIN Standards Earlier than 1.3**

ID5	ID4	Number of Data bytes
0	0	2
0	1	2
1	0	4
1	1	8

**Table 26-6. Response Length with SCIFORMAT[18:16] Programming**

SCIFORMAT[18:16]	No. of Bytes
000	1
001	2
010	3
011	4
100	5
101	6
110	7
111	8

### 26.7.3 Synchronizer

The synchronizer has three major functions in the messaging between master and slave nodes. It generates the master header data stream, it synchronizes to the LIN bus for responding, and it locally detects timeouts. A bit rate is programmed using the prescalers in the BRSR register to match the indicated LIN\_speed value in the LIN description file.

The LIN synchronizer will perform the following functions: master header signal generation, slave detection and synchronization to message header with optional baud rate adjustment, response transmission timing and timeout control.

The LIN synchronizer is capable of detecting an incoming break and initializing communication at all times.

### 26.7.4 Baud Rate

The transmission baud rate of any node is configured by the CPU at the beginning; this defines the bit time  $T_{bit}$ . The bit time is derived from the fields P and M in the baud rate selection register (BRSR). There is an additional 3-bit fractional divider value, field U in the BRSR, which further fine-tunes the data field baud rate.

The ranges for the prescaler values in the BRSR register are:

$$P = 0, 1, 2, 3, \dots, 2^{24} - 1$$

$$M = 0, 1, 2, \dots, 15$$

$$U = 0, 1, 2, 3, 4, 5, 6, 7$$

The P, M, and U values in the BRSR register are user programmable. The P and M dividers could be used for both SCI mode and LIN mode to select a baud rate. The U value is an additional 3-bit value determining that “**a TVCLK**” (with  $a = 0, 1$ ) is added to each  $T_{bit}$  as explained in [Section 26.7.4.2](#). If the ADAPT bit is set and the LIN slave is in adaptive baud rate mode, then all these divider values are automatically obtained during header reception when the synchronization field is measured.

The LIN protocol defines baud rate boundaries as follows:

$$1\text{kHz} \leq F_{LINCLK} \leq 20\text{kHz}$$

All transmitted bits are shifted in and out at  $T_{bit}$  periods.

#### 26.7.4.1 Fractional Divider

The M field of the BRSR register modifies the integer prescaler P for finer tuning of the baud rate. The M value adds in increments of 1/16 of the P value.

The bit time,  $T_{bit}$  is expressed in terms of the VCLK period  $T_{VCLK}$  as follows:

For all P other than 0, and all M,

$$T_{bit} = 16 \left( P + 1 + \frac{M}{16} \right) T_{VCLK} \quad (44)$$

$$\text{For } P=0 : T_{bit} = 32T_{VCLK}$$

Therefore, the LINCLK frequency is given by:

$$F_{LINCLK} = \frac{F_{VCLK}}{16(P + 1 + \frac{M}{16})} \quad \text{For all } P \text{ other than zero}$$

$$F_{LINCLK} = \frac{F_{VCLK}}{32} \quad \text{For } P=0 \quad (45)$$

### 26.7.4.2 Superfractional Divider

The superfractional divider scheme applies to the following modes:

- LIN master mode (synch field + identifier field + response field + checksum field)
- LIN slave mode (response field + checksum field)

### 26.7.4.3 Superfractional Divider In LIN Mode

Building on the 4-bit fractional divider M (BRSR[27:24], the superfractional divider uses an additional 3-bit modulating value, illustrated in [Table 26-7](#). The sync field (0x55), the identifier field and the response field can all be seen as 8-bit data bytes flanked by a start bit and a stop bit. The bits with a 1 in the table will have an additional VCLK period added to their  $T_{bit}$ .

**Table 26-7. Superfractional Bit Modulation for LIN Master Mode and Slave Mode <sup>(1)</sup>**

BRS[30:28]	Start Bit	D[0]	D[1]	D[2]	D[3]	D[4]	D[5]	D[6]	D[7]	Stop Bit
0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	1	0
2	1	0	0	0	1	0	0	0	1	0
3	1	0	1	0	1	0	0	0	1	0
4	1	0	1	0	1	0	1	0	1	0
5	1	1	1	0	1	0	1	0	1	1
6	1	1	1	0	1	1	1	0	1	1
7	1	1	1	1	1	1	1	0	1	1

<sup>(1)</sup>

1. In LIN master mode bit modulation applies to synch field + identifier field + response field
2. In LIN slave mode bit modulation applies to identifier field + response field

The baud rate will vary over a LIN data field to average according to the BRSR[30:28] value by a  $d$  fraction of the peripheral internal clock:  $0 < d < 1$ .

The instantaneous bit time is expressed in terms of  $T_{VCLK}$  as follows:

For all P other than 0, and all M and d (0 or 1),

$$T^i bit = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK} \quad (46)$$

For  $P = 0$   $T_{bit} = 32T_{VCLK}$

The averaged bit time is expressed in terms of  $T_{VCLK}$  as follows:

For all P other than 0, and all M and d ( $0 < d < 1$ ),

$$T^a bit = \left[ 16 \left( P + 1 + \frac{M}{16} \right) + d \right] T_{VCLK} \quad (47)$$


For  $P = 0$   $T_{bit} = 32T_{VCLK}$

With the superfractional divider, a LIN baud rate of 20 kbps is achievable with an internal clock VCLK of 726 kHz. Furthermore, a rate of 400 kbps is achievable with an VCLK of 14.6 MHz.

### 26.7.5 Header Generation


Automatic generation of the LIN protocol header data stream is supported without CPU interaction. The CPU or the DMA will trigger a message header generation and the LIN state machine will handle the generation itself. A master node initiates header generation on CPU or DMA writes to the IDBYTE in the LINID register. The header is always sent by the master to initiate a LIN communication and consists of three fields: break field, synchronization field, and identification field, as seen in [Figure 26-15](#).

**Figure 26-15. Message Header in Terms of  $T_{bit}$**



- The break field consists of two components:
  - The synchronization break (SYNCH BREAK) consists of a minimum of 13 (dominant) low bits to a maximum of 20 dominant bits. The synch break length may be extended from the minimum with the 3-bit SBREAK value in the LINCOMP register.
  - The synchronization break delimiter (SDEL) consists of a minimum of 1 (recessive) high bit to a maximum of 4 recessive bits. The delimiter marks the end of the synchronization break field. The synch break delimiter length depends on the 2-bit SDEL value in the LINCOMP register.
- The synchronization field (SYNCH FIELD) consists of one start bit, byte 0x55, and a stop bit. It is used to convey  $T_{bit}$  information and resynchronize LIN bus nodes.
- The identifier field's ID byte may use six bits as an identifier, with optional length control (see *Note:Optional Control Length Bits*), and two optional bits as parity of the identifier. The identifier parity is used and checked if the PARITY ENA bit is set. If length control bits are not used, then there can be a total of 64 identifiers plus parity. If neither length control or parity are used there can be up to 256 identifiers. See [Figure 26-16](#) for an illustration of the ID field.

**Figure 26-16. ID Field**



**NOTE: Optional Control Length Bits**

The control length bits only apply to LIN standards prior to LIN 1.3. IDBYTE field conveys response length information if compliant to standards earlier than LIN1.3. The SCIFORMAT register stores the length of the response for later versions of the LIN protocol.

**NOTE:** If the BLIN module, configured as Slave in multibuffer mode, is in the process of transmitting data while a new header comes in, the module might end up in responding with the data from the previous interrupted response (not the data corresponding to the new ID). To avoid this scenario the following procedure could be used:

1. Check for the Bit Error (BE) during the response transmission. If the BE flag is set, this indicates that a collision has happened on the LIN bus (here because of the new Sync Break).
2. In the Bit Error ISR, configure the TD0 and TD1 registers with the next set of data to be transmitted on a TX Match for the incoming ID. Before writing to TD0/TD1 make sure that there was not already an update because of a Bit Error; otherwise TD0/TD1 might be written twice for one ID.
3. Once the complete ID is received, based on the match, the newly configured data will be transmitted by the node.

#### 26.7.5.1 Event Triggered Frame Handling Proposal

The LIN 2.0 protocol uses event-triggered frames that may occasionally cause collisions. Event-triggered frames have to be handled in software.

If no slave answers to an event triggered frame header, the master node will set the NRE flag, and a NRE interrupt will occur if enabled. If a collision occurs, a frame error and checksum error may arise before the NRE error. Those errors are flagged and the appropriate interrupts will occur, if enabled.

Frame errors and checksum errors depend on the behavior and synchronization of the responding slaves. If the slaves are totally synchronized and stop transmission once the collision occurred, it is possible that only the NRE error is flagged despite the occurrence of a collision. To detect if there has been a reception of one byte before the NRE error is flagged, the BUS BUSY flag can be used as an indicator.

The bus busy flag is set on the reception of the first bit of the header and remains set until the header reception is complete, and again is set on the reception of the first bit of the response. In the case of a collision the flag is cleared in the same cycle as the NRE flag is set.

Software could implement the following sequence:

- Once the reception of the header is done (poll for RXID flag), wait for the bus busy flag to get set or NRE flag to get set.
- If bus busy flag is not set before NRE flag, then it is a true no response case (no data has been transmitted onto the bus).
- If bus busy flag gets set, then wait for NRE flag to get set or for successful reception. If NRE flag is set, then in this case a collision has occurred on the bus.


Even in the case of a collision, the received (corrupted) data is accessible in the RX buffers; registers LINRD0 and LINRD1.

### 26.7.5.2 Header Reception and Adaptive Baud Rate

A slave node baud rate can optionally be adjusted to the detected bit rate as an option to the LIN module. The adaptive baud rate option is enabled by setting the ADAPT bit. During header reception, a slave measures the baud rate during detection of the synch field. If ADAPT bit is set, then the measured baud rate is compared to the slave node's programmed baud rate and adjusted to the LIN bus baud rate if necessary.

The LIN synchronizer determines two measurements: BRK\_count and BAUD\_count ([Figure 26-17](#)). These values are always calculated during the Header reception for synch field validation ([Figure 26-18](#)).

**Figure 26-17. Measurements for Synchronization**



By measuring the values BRK\_count and BAUD\_count, a valid synch break sequence can be detected as described in [Figure 26-18](#). The four numbered events in [Figure 26-17](#) signal the start/stop of the synchronizer counter. The synchronizer counter uses VCLK as the time base.

The synchronizer counter is used to measure the synch break relative to the detecting node  $T_{bit}$ . For a slave node receiving the synch break, a threshold of  $11 T_{bit}$  is used as required by the LIN protocol. For detection of the dominant data stream of the synch break, the synchronizer counter is started on a falling edge and stopped on a rising edge of the LINRX. On detection of the synch break delimiter, the synchronizer counter value is saved and then reset.

On detection of five consecutive falling edges, the BAUD\_count is measured. Bit timing calculation and consistency to required accuracy is implemented following the recommendations of LIN revision 2.0. A slave node can calculate a single  $T_{bit}$  time by division of BAUD\_count by 8. In addition, for consistency between the detected edges the following is evaluated:

$$\text{BAUD\_count} + \text{BAUD\_count} \gg 2 + \text{BAUD\_count} \gg 3 \leq \text{BRK\_count}$$


The BAUD\_count value is shifted 3 times to the right and rounded using the first insignificant bit to obtain a  $T_{bit}$  unit. If the ADAPT bit is set, then the detected baud rate is compared to the programmed baud rate.

During the header reception processing as illustrated in [Figure 26-18](#), if the measured BRK\_count value is less than  $11 T_{bit}$ , the synch break is not valid according to the protocol for a fixed rate. If the ADAPT bit is set, then the MBRS is used for measuring BRK\_count and BAUD\_count values and automatically adjusts to any allowed LIN bus rate (refer to *LIN Specification Package 2.0*).

**NOTE:** In adaptive mode the MBRS divider should be set to allow a maximum baud rate that is not more than 10% above the expected operating baud rate in the LIN network. Otherwise a 0x00 data byte could mistakenly be detected as a synch break.

The break-threshold relative to the slave node is  $11 T_{bit}$ . The break is  $13 T_{bit}$  as specified in LIN version 1.3.

**Figure 26-18. Synchronization Validation Process and Baud Rate Adjustment**



If the synch field is not detected within the given tolerances, the inconsistent-synch-field-error (ISFE) flag will be set. An ISFE interrupt will be generated, if enabled by its respective bit in the SCISETINT register. The ID byte should be received after the synch field validation was successful. Any time a valid break (larger than  $11 T_{bit}$ ) is detected, the receiver's state machine should reset to reception of this new frame. This reset condition is only valid during response state, not if an additional synch break occurs during header reception.

---

**NOTE:** When an inconsistent synch field (ISFE) error occurs, suggested action for the application is to Reset the SWnRST bit and Set the SWnRST bit to make sure that the internal state machines are back to their normal states


---

### 26.7.6 Extended Frames Handling

The LIN protocol 2.0 and prior includes two extended frames with identifiers 62 (user defined) and 63 (reserved extended). The response data length of the user-defined frame (ID 62, or 0x3E) is unlimited. The length for this identifier will be set at network configuration time to be shared with the LIN bus nodes.

Extended frame communication is triggered on reception of a header with identifier 0x3E; see [Figure 26-19](#). Once the extended frame communication is triggered, unlike normal frames, this communication needs to be stopped before issuing another header. To stop the extended frame communication the STOP EXT FRAME bit must be set.

**Figure 26-19. Optional Embedded Checksum in Response for Extended Frames**



An ID interrupt will be generated (if enabled and there is a match) on reception of ID 62 (0x3E). This interrupt allows the CPU using a software counter to keep track of the bytes that are being sent out and decides when to calculate and insert a checksum byte (recommended at periodic rates). To handle this procedure, SC bit is used. A write to the send checksum bit SC will initiate an automatic send of the checksum byte. The last data field should always be a checksum in compliance with the LIN protocol.

The periodicity of the checksum insertion, defined at network configuration time, is used by the receiving node to evaluate the checksum of the ongoing message, and has the benefit of enhanced reliability.


For the sending node, the checksum is automatically embedded each time the send checksum bit SC is set. For the receiving node, the checksum is compared each time the compare checksum bit CC is set; see [Figure 26-20](#).

---

**NOTE:** The LIN 2.0 enhanced checksum does not apply to the reserved identifiers. The reserved identifiers always use the classic checksum.

---

**Figure 26-20. Checksum Compare and Send for Extended Frames**



### 26.7.7 Timeout Control

Any LIN node listening to the bus and expecting a response initiated from a master node could flag a no-response error timeout event. The LIN protocol defines four types of timeout events, which are all handled by the hardware of the LIN module. The four LIN protocol events are:

- No-response timeout error
- Bus idle detection
- Timeout after wakeup signal
- Timeout after three wakeup signals

#### 26.7.7.1 No-Response Error (NRE)

The no-response error will occur when any node expecting a response waits for  $T_{FRAME\_MAX}$  time and the message frame is not fully completed within the maximum length allowed,  $T_{FRAME\_MAX}$ . After this time a no-response error (NRE) is flagged in the NRE bit of the SCIFLR register. An interrupt is triggered if enabled.

As specified in the LIN 1.3 standard, the minimum time to transmit a frame is:

$$\begin{aligned} T_{FRAME\_MIN} &= T_{HEADER\_MIN} + T_{DATA\_FIELD} + T_{CHECKSUM\_FIELD} \\ &= 44 + 10N \end{aligned}$$

where  $N$  = number of data fields.

And the maximum time frame is given by:

$$\begin{aligned} T_{FRAME\_MAX} &= T_{FRAME\_MIN} * 1.4 \\ &= (44 + 10N) * 1.4 \end{aligned}$$

The timeout value  $T_{FRAME\_MAX}$  is derived from the  $N$  number of data fields value. The  $N$  value is either embedded in the header's ID field for messages or is part of the description file. In the latter case, the 3-bit CHAR value in SCIFORMAT register, will indicate the value for  $N$ .

---

**NOTE:** The length coding of the ID field does not apply to two extended frame identifiers, ID fields of 0x3E (62) and 0x3F (63). In these cases, the ID field can be followed by an arbitrary number of data byte fields. Also, the LIN 2.0 protocol specification mentions that ID field 0x3F (63) cannot be used. For these two cases, the NRE will not be handled by the LIN controller hardware.

---

**Table 26-8. Timeout Values in T<sub>bit</sub> Units**

N	T <sub>DATA_FIELD</sub>	T <sub>FRAME_MIN</sub>	T <sub>FRAME_MAX</sub>
1	10	54	76
2	20	64	90
3	30	74	104
4	40	84	118
5	50	94	132
6	60	104	146
7	70	114	160
8	80	124	174

### 26.7.7.2 Bus Idle Detection

The second type of timeout can occur when a node detects an inactive LIN bus: no transitions between recessive and dominant values are detected on the bus. This happens after a minimum of 4 s (this is 80,000 F<sub>LINCLK</sub> cycles with the fastest bus rate of 20 kbps). If a node detects no activity in the bus as the TIMEOUT bit is set, then it can be assumed that the LIN bus is in sleep mode. Application software can use the Timeout flag to determine when the LIN bus is inactive and put the LIN into sleep mode by writing the POWERDOWN bit.

---

**NOTE:** After the timeout was flagged, a SW nRESET should be asserted before entering Low Power Mode. This is required to reset the receiver in case that an incomplete frame was on the bus before the idle period.

---

### 26.7.7.3 Timeout after Wakeup Signal and Timeout after Three Wakeup Signals

The third and fourth types of timeout are related to the wakeup signal. A node initiating a wakeup should expect a header from the master within a defined amount of time: timeout after wakeup signal. See [Section 26.11.3](#) for more details.

### 26.7.8 TXRX Error Detector (TED)

The following sources of error are detected by the TXRX error detector logic (TED). The TED logic consists of a bit monitor, an ID parity checker, and a checksum error. The following errors are detected:

- Bit errors (BE)
- Physical bus errors (PBE)
- Identifier parity errors (PE)
- Checksum errors (CE)


All of these errors (BE, PBE, PE, CE) are flagged. An interrupt for the flagged errors will be generated if enabled. A message is valid for both the transmitter and the receiver if there is no error detected until the end of the frame.

### 26.7.8.1 Bit Errors

A bit error (BE) is detected at the bit time when the bit value that is monitored is different from the bit value that is sent. A bit error is indicated by the BE flag in SCIFLR. After signaling a BE, the transmission is aborted no later than the next byte. The bit monitor ensures that the transmitted bit in LINTX is the correct value on the LIN bus by reading back on the LINRX pin as shown in [Figure 26-21](#).

**NOTE:** If BE Occurs due to New Header reception during a Slave Response, NRE/TIMEOUT flag will not be set for the new Frame.

**Figure 26-21. TXRX Error Detector**



### 26.7.8.2 Physical Bus Errors

A Physical Bus Error (PBE) has to be detected by a master if no valid message can be generated on the bus (Bus shorted to GND or VBAT). The bit monitor detects a PBE during the header transmission, if no Synch Break can be generated (for example, because of a bus shortage to VBAT) or if no Synch break Delimiter can be generated (for example, because of a bus shortage to GND). Once the Synch Break Delimiter was validated, all other deviations between the monitored and the sent bit value are flagged as Bit Errors (BE) for this frame.

### 26.7.8.3 ID Parity Errors

If parity is enabled, an ID parity error (PE) is detected if any of the two parity bits of the sent ID byte are not equal to the calculated parity on the receiver node. The two parity bits are generated using the following mixed parity algorithm.

$$P0 = ID0 \oplus ID1 \oplus ID2 \oplus ID4 \text{ (even Parity)}$$

$$P1 = ID1 \oplus ID3 \oplus ID4 \oplus ID5 \text{ (odd Parity)}$$

(48)


If an ID-parity error is detected, the ID-parity error is flagged, and the received ID is not valid. See [Section 26.7.9](#) for details.

#### 26.7.8.4 Checksum Errors


A checksum error (CE) is detected and flagged at the receiving end if the calculated modulo-256 sum over all received data bytes (including the ID byte if it is the enhanced checksum type) plus the checksum byte does not result in 0xFF. The modulo-256 sum is calculated over each byte by adding with carry, where the carry bit of each addition is added to the LSB of its resulting sum.

For the transmitting node, the checksum byte sent at the end of a message is the inverted sum of all the data bytes (see [Figure 26-22](#)) for classic checksum implementation. The checksum byte is the inverted sum of the identifier byte and all the data bytes (see [Figure 26-23](#)) for the LIN 2.0 compliant enhanced checksum implementation. The classic checksum implementation should always be used for reserved identifiers 60 to 63; therefore, the CTYPE bit will be overridden in this case. For signal-carrying-frame identifiers (0 to 59) the type of checksum used depends on the CTYPE bit.

**Figure 26-22. Classic Checksum Generation at Transmitting Node**



**Figure 26-23. LIN 2.0-Compliant Checksum Generation at Transmitting Node**



### 26.7.9 Message Filtering and Validation

Message filtering uses the entire identifier to determine which nodes will participate in a response, either receiving or transmitting a response. Therefore, two acceptance masks are used, as shown in [Figure 26-24](#). During header reception, all nodes filter the ID-Field (ID-Field is the part of the header explained in [Figure 26-16](#)) to determine whether they transmit a response or receive a response for the current message. There are two masks for message ID filtering: one to accept a response reception, the other to initiate a response transmission. See [Figure 26-24](#). All nodes compare the received ID to the identifier stored in the ID-SlaveTask BYTE of the LINID register and use the RX ID MASK and the TX ID MASK fields in the LINMASK register to filter the bits of the identifier that should not be compared.

If there is an RX match with no parity error and the RXENA bit is set, there will be an ID RX flag and an interrupt will be triggered if enabled. If there is a TX match with no parity error and the TXENA bit is set, there will be an ID TX flag and an interrupt will be triggered if enabled in the SCISETINT register.

The masked bits become don't cares for the comparison. To build a mask for a set of identifiers, an XOR function could be used.

For example, to build a mask to accept IDs 0x26 and 0x25 using LINID[7:0] = 0x20; that is, compare 5 most significant bits (MSBs) and filter 3 least significant bits (LSBs), the acceptance mask could be:

$$(0x26 + 0x25) \oplus 0x20 = 0x07 \quad (49)$$

A mask of all zeros will compare all bits of the received identifier in the shift register with the ID-BYTE in LINID[7:0]. If HGEN CTRL is set to 1, a mask of 0xFF will always cause a match. A mask of all 1s will filter all bits of the received identifier, and thus there will be an ID match regardless of the content of the ID-SlaveTask BYTE field in the LINID register.

---

**NOTE:** When the HGEN CTRL bit = 0, the LIN nodes compare the received ID to the ID-BYTE field in the LINID register, and use the RX ID MASK and the TX ID MASK in the LINMASK register to filter the bits of the identifier that should not be compared.

If there is an RX match with no parity error and the RXENA bit is set, there will be an ID RX flag and an interrupt will be triggered if enabled. A mask of all 0s will compare all bits of the received identifier in the shift register with the ID-BYTE field in LINID[7:0]. A mask of all 1s will filter all bits of the received identifier and there will be no match.

---

During header reception, the received identifier is copied to the Received ID field LINID[23:16]. If there is no parity error and there is either a TX match or an RX match, then the corresponding TX or RX ID flag is set. If the ID interrupt is enabled, then an ID interrupt is generated.

After the ID interrupt is generated, the CPU may read the Received ID field LINID[23:16] and determine what response to load into the transmit buffers.

---


**NOTE:** When byte 0 is written to TD0 (LINTD0[31:24]), the response transmission is automatically generated.

---

In multibuffer mode, the TXRDY flag will be set when all the response data bytes and checksum byte are copied to the shift register SCITXSHF. In non multibuffer mode, the TXRDY flag is set each time a byte is copied to the SCITXSHF register, and also for the last byte of the frame after the checksum byte is copied to the SCITXSHF register.

In multibuffer mode, the TXEMPTY flag is set when both the transmit buffer(s) TDy and the SCITXSHF shift register are emptied and the checksum has been sent. In non multibuffer mode, TXEMPTY is set each time TD0 and SCITXSHF are emptied, except for the last byte of the frame where the checksum byte must also be transmitted.

If parity is enabled, all slave receiving nodes will validate the identifier using all eight bits of the received ID byte. The SCI/LIN will flag a corrupted identifier if an ID-parity error is detected.

**Figure 26-24. ID Reception, Filtering and Validation**


### 26.7.10 Receive Buffers

To reduce CPU load when receiving a LIN N-byte (with  $N = 1\text{--}8$ ) response in interrupt mode or DMA mode, the SCI/LIN module has eight receive buffers. These buffers can store an entire LIN response in the RDy receive buffers.

The checksum byte following the data bytes is validated by the internal checksum calculator. The checksum error (CE) flag indicates a checksum error and a CE interrupt will be generated if enabled in the SCISETINT register.

The multibuffer 3-bit counter counts the data bytes transferred from the SCIRXSHF register to the RDy receive buffers if multibuffer mode is enabled, or to RD0 if multibuffer mode is disabled. The 3-bit compare register contains the number of data bytes expected to be received. In cases where the ID BYTE field does not convey message length (see *Note:Optional Control Length Bits* in [Section 26.7.5](#)), the LENGTH value, indicates the expected length and is used to load the 3-bit compare register. Whether the length control field or the LENGTH value is used is selectable with the COMM MODE bit.

[Figure 26-8](#) illustrates the receive buffers.

A receive interrupt, and a receive ready RXRDY flag set as well as a DMA request (RXDMA) could occur after receiving a response if there are no response receive errors for the frame (such as, there is no checksum error, frame error, and overrun error). The checksum byte will be compared before acknowledging a reception. A DMA request can be generated for each received byte or for the entire response depending on whether the multibuffer mode is enabled or not(MBUF MODE bit).

---

**NOTE:** In multibuffer mode following are the scenarios associated with clearing the "RXRDY" flag bit:

1. The RXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.
  2. For LENGTH less than or equal to 4, Read to RD0 register will clear the "RXRDY" flag.
  3. For LENGTH greater than 4, Read to RD1 register will clear the "RXRDY" flag.
- 

### 26.7.11 Transmit Buffers

To reduce the CPU load when transmitting a LIN N-byte (with  $N = 1\text{--}8$ ) response in interrupt mode or DMA mode, the SCI/LIN module has eight transmit buffers, TD0–TD7 in LINTD0 and LINTD1. With these transmit buffers, an entire LIN response field can be preloaded in the TXy transmit buffers. Optionally, a DMA transfer could be done on a byte-per-byte basis when multibuffer mode is not enabled (MBUF MODE bit).

The multibuffer 3-bit counter counts the data bytes transferred from the TDy transmit buffers register if multibuffer mode is enabled, or from TD0 to SCITXSHF if multibuffer mode is disabled. The 3-bit compare register contains the number of data bytes expected to be transmitted. If the ID field is not used to convey message length (see *Note:Optional Control Length Bits* in [Section 26.7.5](#)), the LENGTH value indicates the expected length and is used instead to load the 3-bit compare register. Whether the length control field or the LENGTH value is used is selectable with the COMM MODE bit.

A transmit interrupt (TX interrupt), and a transmit ready flag (TXRDY flag), and a DMA request (TXDMA) could occur after transmitting a response. A DMA request can be generated for each transmitted byte or for the entire response depending on whether multibuffer mode is enabled or not (MBUF MODE bit).

[Figure 26-9](#) illustrates the transmit buffers.

The checksum byte will be automatically generated by the checksum calculator and sent after the data-fields transmission is finished. The multibuffer 3-bit counter counts the data bytes transferred from the TDy buffers into the SCITXSHF register.

---

**NOTE:** The transmit interrupt request can be eliminated until the next series of data is written into the transmit buffers LINTD0 and LINTD1, by disabling the corresponding interrupt via the SCICLRINT register or by disabling the transmitter via the TXENA bit.


---

## 26.8 LIN Interrupts

LIN and SCI mode have a common Interrupt block as explained in [Section 26.3](#). There are 16 interrupt sources in the SCI/LIN module, with 8 of them being LIN mode only, as seen in [Table 26-4](#).

A LIN message frame indicating the timing and sequence of the LIN interrupts that could occur is shown in [Figure 26-25](#).

**Figure 26-25. LIN Message Frame Showing LIN Interrupt Timing and Sequence**



## 26.9 LIN DMA Interface

LIN DMA Interface uses the SCI DMA interface logic. DMA requests for receive (RXDMA request) and transmit (TXDMA request) are available for the SCI/LIN module. There are two modes for DMA transfers depending on whether multibuffer mode is enabled or not via the multibuffer enable control bit (MBUF MODE).

### 26.9.1 LIN Receive DMA Requests

In LIN mode, when the multibuffer option is enabled, if a received response (up to eight data bytes) is transferred to the receive buffers (RDy), then a DMA request is generated. If the multibuffer option is disabled, then DMA requests will be generated on a byte-per-byte basis until all the expected response data fields are received. This DMA functionality is enabled/disabled by the user using SET RX DMA / CLR RX DMA bits, respectively.

### 26.9.2 LIN Transmit DMA Requests

In LIN mode with the multibuffer option enabled, after a transmission (up to eight data bytes stored in the transmit buffer(s) TDy in the LINTD0 and LINTD1 registers), a DMA request is generated in order to reload the transmit buffer for the next transmission. If the multibuffer option is disabled, then DMA requests will be generated on a byte-per-byte basis until all bytes are transferred. This DMA functionality is enabled/disabled by the user using SET TX DMA / CLR TX DMA bits, respectively.

## 26.10 LIN Configurations

The following list details the configuration steps that software should perform prior to the transmission or reception of data in LIN mode. As long as SWnRST is held low the entire time that the LIN is being configured, the order in which the registers are programmed is not important.

- Enable LIN by setting RESET bit.
- Clear SWnRST to 0 before configuring the LIN.
- Configure the LINRX and LINTX pins as SCI functional by setting the RX FUNC and TX FUNC bit.
- Select LIN mode by programming LIN MODE bit.
- Select Master or Slave mode by programming the CLOCK bit.
- Select the desired frame format (checksum, parity, length control) by programming SCIGCR1.
- Select multi-buffer mode by programming MBUF MODE bit.
- Select the baud rate to be used for communication by programming BRSR.
- Set the Maximum baud rate to be used for communication by programming BRSR.
- Set the CONT bit to make LIN not to halt for an emulation breakpoint until its current reception or transmission is complete (this bit is used only in an emulation environment).
- Set LOOP BACK bit to connect the transmitter to the receiver internally (this feature is used to perform a self-test).
- Select the receiver enable RXENA bit if data is to be received.
- Select the transmit enable TXENA bit if data is to be transmitted.
- Select the RX ID MASK and the TX ID MASK fields in the LINMASK register.
- Set SWnRST to 1 after the SCI is configured.
- Perform Receive or Transmit data (see [Section 26.7.9](#), [Section 26.7.10](#), or [Section 26.10.2](#)).

### 26.10.1 Receiving Data

The LIN receiver is enabled to receive messages if the RX FUNC bit and the RXENA bit are set to 1. If the RX FUNC bit is not set, the LINRX pin functions as a general purpose I/O pin rather than as an SCI/LIN function pin.

ID RX flag is set after a valid LIN ID is received with RX Match, generated ID interrupt if enabled.

#### 26.10.1.1 Receiving Data in Single-Buffer Mode

Single Buffer Mode is selected when MBUF MODE bit is 0. In this mode SCI/LIN sets the RXRDY bit when it transfers newly received data from SCIRXSHF to RD0. The SCI clears the RXRDY bit after the new data in RD0 has been read. Also, as data is transferred from SCIRXSHF to RD0, the LIN sets FE, OE, or PE if any of these error conditions were detected in the received data. These error conditions are supported with configurable Interrupt capability.

User can read the Received data by:

1. Polling Receive Ready Flag
2. Receive Interrupt
3. DMA

In polling method, software can poll for RXRDY bit and read the data from RD0 byte of LINRD0 register once RXRDY is set high. CPU is unnecessarily overloaded by selecting Polling mode. To avoid this user can use either Interrupt or DMA method. To use interrupt method SET RX INT bit should be set and to use DMA SET RX DMA bit should be set. Either an Interrupt or a DMA request is generated the moment RXRDY is set. If checksum scheme is used once Compare Checksum CC bit is set, the checksum will be compared on the byte that is currently being received, expected to be the checkbyte be enabled during the last byte of the data. CC bit will be cleared once Checksum is received. A CE will immediately be flagged if there is a checksum error.

### 26.10.1.2 Receiving Data in Multi-Buffer Mode

Multi-Buffer Mode is selected when MBUF MODE bit is 1. In this mode SCI/LIN sets the RXRDY bit after receiving the programmed number of data in the receive buffer and the checksum field, the complete frame. The error condition detection logic is same as Single Buffer mode, except that it monitors for the complete frame. Like Single Buffer mode the user can use either Interrupt, DMA or polling method to read the data. The received data has to be read from the LINRD0 and LINRD1 register, based on the number of bytes. For LENGTH less than or equal to 4, Read to LINRD0 register will clear the "RXRDY" flag. For LENGTH greater than 4, Read to LINRD1 register will clear the "RXRDY" flag. If checksum scheme is enabled by setting CC bit during the reception of the data, then the byte that is received after the reception of the programmed no. of data bytes indicated by LENGTH is treated as a checksum byte and compared.

### 26.10.2 Transmitting Data

The SCI transmitter is enabled if the TX FUNC bit and the TXENA bit are set to 1. If the TX FUNC bit is not set, the LINTX pin functions as a general purpose I/O pin rather than as an SCI function pin. Any value written to the TD0 before TXENA is set to 1 is not transmitted. Both of these control bits allow for the SCI transmitter to be held inactive independently of the receiver.

ID TX flag is set after a valid LIN ID is received with TX Match, generated ID interrupt if enabled.

#### 26.10.2.1 Transmitting Data in Single-Buffer Mode

Single Buffer Mode is selected when MBUF MODE bit is 0. In this mode LIN waits for data to be written to TD0, transfers it to SCITXSHF, and transmits it. The flags TXRDY and TX EMPTY indicate the status of the transmit buffers. That is, when the transmitter is ready for data to be written to TD0, the TXRDY bit is set. Additionally, if both TD0 and SCITXSHF are empty, then the TX EMPTY bit is also set.

User can transmit data by:

1. Polling Transmit Ready Flag
2. Receive Interrupt
3. DMA

In polling method, software can poll for TXRDY bit to go high before writing the data to TD0 register. CPU is unnecessarily overloaded by doing this Polling method. To avoid this user can use either Interrupt or DMA method. To use interrupt method SET TX INT bit should be set and to use DMA SET TX DMA bit should be set. Either an Interrupt or a DMA request is generated the moment TXRDY is set. When the SCI has completed transmission of all pending frames, the SCITXSHF register and TD0 are empty, the TXRDY bit is set, and an interrupt/DMA request is generated, if enabled. Because all data has been transmitted, the interrupt/DMA request should be halted. This can be done by either disabling the transmit interrupt (CLR TX INT) / DMA request (CLR TX DMA bit) or by disabling the transmitter (clear TXENA bit). In checksum scheme once Send Checksum SC bit is set, the checksum will be sent after the current transmission.

---

**NOTE:** The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0 or SCIINTVECT1 register.

---

#### 26.10.2.2 Transmitting Data in Multi-Buffer Mode

Multi-Buffer Mode is selected when MBUF MODE bit is 1. Similar to Single Buffer mode the software can use polling, Interrupt or DMA method to write the data to be transmitted. The data to be transmitted has to be written to LINTD0 and LINTD1 register, based on the number of bytes. SCI/LIN waits for data to be written to Byte 0(TD0) of LINTD0 register and transfers the programmed number of bytes to SCITXSHF to transmit one by one automatically. In checksum scheme once Send Checksum SC bit is set, the checksum will be sent after transmission of programmed no. of data bytes indicated by LENGTH field.

## 26.11 Low-Power Mode

The SCI/LIN module can be put in either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SCI/LIN module. During global low-power mode, all clocks to the SCI/LIN are turned off so the module is completely inactive. If global low-power mode is requested while the receiver is receiving data, then the SCI/LIN completes the current reception and then enters the low-power mode, that is, module enters low power mode only when Busy bit (SCIFLR.3) is cleared.

The BLIN module may enter low power mode either when there was no activity on the LINRX pin for more than 4s (this can be either a constant recessive or dominant level) or when a Sleep Command frame was received. Once the Timeout flag (SCIFLR.4) was set or once a Sleep Command was received, the POWERDOWN bit (SCIGCR2.0) must be set by the application software to make the module enter local low-power mode. A wakeup signal will terminate the sleep mode of the LIN bus.

---

**NOTE: Enabling Local Low-Power Mode During Receive and Transmit**

If the wakeup interrupt is enabled and low-power mode is requested while the receiver is receiving data, then the SCI/LIN immediately generates a wake-up interrupt to clear the powerdown bit. Thus, the SCI/LIN is prevented from entering low-power mode and completes the current reception. Otherwise, if the wakeup interrupt is disabled, the SCI/LIN completes the current reception and then enters the low-power mode.

---

### 26.11.1 Entering Sleep Mode

In LIN protocol, a sleep command is used to broadcast the sleep mode to all nodes. The sleep command consists of a diagnostic master request frame with identifier 0x3C (60), with the first data field as 0x00. There should be no activity in the bus once all nodes receive the sleep command: the bus is in sleep mode.

Local low-power mode is asserted by setting the POWERDOWN bit; setting this bit stops the clocks to the SCI/LIN internal logic and registers. Clearing the POWERDOWN bit causes SCI/LIN to exit from local low-power mode. All the registers are accessible during local power-down mode. If a register is accessed in low-power mode, this access results in enabling the clock to the module for that particular access alone.

### 26.11.2 Wakeup

The wakeup interrupt is used to allow the SCI/LIN module to automatically exit low-power mode. A SCI/LIN wakeup is triggered when a low level is detected on the receive RX pin, and this clears the POWERDOWN bit.


---

**NOTE:** If the wakeup interrupt is disabled then the SCI/LIN enters low-power mode whenever it is requested to do so, but a low level on the receive RX pin does NOT cause the SCI/LIN to exit low-power mode.

---

In LIN mode, any node can terminate sleep mode by sending a wakeup signal; see [Figure 26-26](#). A slave node that detects the bus in sleep mode, and with a wakeup request pending, will send a wakeup signal. The wakeup signal is a dominant value on the LIN bus for  $T_{WUSIG}$ ; this is at least 5  $T_{bits}$  for the LIN bus baud rates. The wakeup signal is generated by sending an 0xF0 byte containing 5 dominant  $T_{bits}$  and 5 recessive  $T_{bits}$ .

**Figure 26-26. Wakeup Signal Generation**



$$0.25\text{ms} \leq T_{WUSIG} \leq 5\text{ms} \quad (50)$$

Assuming a perfect bus with no noise or loading effects, a write of 0xF0 to TD0 will load the transmitter to meet the wakeup signal timing requirement for  $T_{WUSIG}$ . Then, setting the GENWU bit will transmit the preloaded value in TD0 for a wakeup signal transmission.

---

**NOTE:** The GENWU bit can be set/reset only when SWnRST is set to '1' and the node is in power down mode. The bit will be cleared on a valid synch break detection. A master sending a wakeup request, will exit power down mode upon reception of the wakeup pulse. The bit will be cleared on a SWnRST. This can be used to stop a master from sending further wakeup requests.

---

The TI TPIC1021 LIN transceiver, upon receiving a wakeup signal, will translate it to the microcontroller for wakeup with a dominant level on the RX pin, or a signal to the voltage regulator. While the POWERDOWN bit is set, if the LIN module detects a recessive-to-dominant edge (falling edge) on the RX pin, it will generate a wakeup interrupt if enabled in the SCISETINT register.

According to LIN protocol 2.0, the TI TPIC1021 LIN transceiver detecting a dominant level on the bus longer than 150 ms will detect it as a wakeup request. The LIN controller's slave is ready to listen to the bus in less than 100 ms ( $T_{INITIALIZE}<100\text{ms}$ ) after a dominant-to-recessive edge (end-of-wakeup signal).

### 26.11.3 Wakeup Timeouts

The LIN protocol defines the following timeouts for a wakeup sequence. After a wakeup signal has been sent to the bus, all nodes wait for the master to send a header. If no synch field is detected before 150 ms (3,000 cycles at 20 kHz) after wakeup signal is transmitted, a new wakeup is sent by the same node that requested the first wakeup. This sequence is not repeated more than two times. After three attempts to wake up the LIN bus, wakeup signal generation is suspended for a 1.5 s (30,000 cycles at 20 kHz) period after three breaks.

---

**NOTE:** To achieve compatibility to LIN1.3 timeout conditions, the MBRS register must be set to assure that the LIN 2.0 (real-time-based) timings meet the LIN 1.3 bit time base. A node triggering the wakeup should set the MBRS register accordingly to meet the targeted time as 128 Tbits x programmed prescaler.

The LIN controller handles the wakeup expiration times defined by the LIN protocol with a hardware implementation.

---

### 26.12 Emulation Mode

In emulation mode, the CONT bit determines how the SCI/LIN operates when the program is suspended. The SCI/LIN counters are affected by this bit during debug mode. When set, the counters are not stopped and when cleared, the counters are stopped debug mode.

Any reads in emulation mode to a SCI/LIN register will not have any effect on the flags in the SCIFLR register.

---

**NOTE:** When emulation mode is entered during the frame transmission or reception of the frame and CONT bit is not set, communication is not expected to be successful. The suggested usage is to set CONT bit during emulation mode for successful communication.

---

## 26.13 SCI/LIN Control Registers

The SCI/LIN module registers are based on the SCI registers, with added functionality registers enabled by the LIN MODE bit in the SCIGCR1 register.

These registers are accessible in 8-, 16-, and 32-bit reads or writes. The SCI/LIN is controlled and accessed through the registers listed in [Table 26-9](#). Among the features that can be programmed are the LIN protocol mode, communication and timing modes, baud rate value, frame format, DMA requests, and interrupt configuration.

**Table 26-9. SCI/LIN Control Registers**

Offset	Acronym	Register Description	Section
00	SCIGCR0	SCI Global Control Register 0	<a href="#">Section 26.13.1</a>
04h	SCIGCR1	SCI Global Control Register 1	<a href="#">Section 26.13.2</a>
08h	SCIGCR2	SCI Global Control Register 2	<a href="#">Section 26.13.3</a>
0Ch	SCISETINT	SCI Set Interrupt Register	<a href="#">Section 26.13.4</a>
10h	SCICLEARINT	SCI Clear Interrupt Register	<a href="#">Section 26.13.5</a>
14h	SCISETINTLVL	SCI Set Interrupt Level Register	<a href="#">Section 26.13.6</a>
18h	SCICLEARINTLVL	SCI Clear Interrupt Level Register	<a href="#">Section 26.13.7</a>
1Ch	SCIFLR	SCI Flags Register	<a href="#">Section 26.13.8</a>
20h	SCIINTVECT0	SCI Interrupt Vector Offset 0	<a href="#">Section 26.13.9</a>
24h	SCIINTVECT1	SCI Interrupt Vector Offset 1	<a href="#">Section 26.13.10</a>
28h	SCIFORMAT	SCI Format Control Register	<a href="#">Section 26.13.11</a>
2Ch	BRS	Baud Rate Selection Register	<a href="#">Section 26.13.12</a>
30h	SCIED	Receiver Emulation Data Buffer	<a href="#">Section 26.13.13.1</a>
34h	SCIRD	Receiver Data Buffer	<a href="#">Section 26.13.13.2</a>
38h	SCITD	Transmit Data Buffer	<a href="#">Section 26.13.13.3</a>
3Ch	SCIPIO0	SCI Pin I/O Control Register 0	<a href="#">Section 26.13.14</a>
40h	SCIPIO1	SCI Pin I/O Control Register 1	<a href="#">Section 26.13.15</a>
44h	SCIPIO2	SCI Pin I/O Control Register 2	<a href="#">Section 26.13.16</a>
48h	SCIPIO3	SCI Pin I/O Control Register 3	<a href="#">Section 26.13.17</a>
4Ch	SCIPIO4	SCI Pin I/O Control Register 4	<a href="#">Section 26.13.18</a>
50h	SCIPIO5	SCI Pin I/O Control Register 5	<a href="#">Section 26.13.19</a>
54h	SCIPIO6	SCI Pin I/O Control Register 6	<a href="#">Section 26.13.20</a>
58h	SCIPIO7	SCI Pin I/O Control Register 7	<a href="#">Section 26.13.21</a>
5Ch	SCIPIO8	SCI Pin I/O Control Register 8	<a href="#">Section 26.13.22</a>
60h	LINCOMPARE	LIN Compare Register	<a href="#">Section 26.13.23</a>
64h	LINRDO	LIN Receive Buffer 0 Register	<a href="#">Section 26.13.24</a>
68h	LINRD1	LIN Receive Buffer 1 Register	<a href="#">Section 26.13.25</a>
5Ch	LINMASK	LIN Mask Register	<a href="#">Section 26.13.26</a>
70h	LINID	LIN Identification Register	<a href="#">Section 26.13.27</a>
74h	LINTD0	LIN Transmit Buffer 0	<a href="#">Section 26.13.28</a>
78h	LINTD1	LIN Transmit Buffer 1	<a href="#">Section 26.13.29</a>
7Ch	MBRS	Maximum Baud Rate Selection Register	<a href="#">Section 26.13.30</a>
90h	IODFTCTRL	Input/Output Error Enable Register	<a href="#">Section 26.13.31</a>

### 26.13.1 SCI Global Control Register 0 (SCIGCR0)

The SCIGCR0 register defines the module reset. [Figure 26-27](#) and [Table 26-10](#) illustrate this register.

**Figure 26-27. SCI Global Control Register 0 (SCIGCR0) [offset = 00]**

31		16
Reserved		
R-0		
15		1      0
Reserved		RESET
R-0		RWP-0

LEGEND: R/W = Read/Write; R = Read only; RWP = Read/Write in privileged mode only; -n = value after reset

**Table 26-10. SCI Global Control Register 0 (SCIGCR0) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	RESET	0	This bit resets the SCI/LIN module. This bit is effective in SCI and LIN mode. SCI/LIN module is in reset. 1 SCI/LIN module is out of reset. <b>Note: Read/Write in privileged mode only.</b>

### 26.13.2 SCI Global Control Register 1 (SCIGCR1)

The SCIGCR1 register defines the frame format, protocol, and communication mode used by the SCI. Figure 26-28 and Table 26-11 illustrate this register.

**Figure 26-28. SCI Global Control Register 1 (SCIGCR1) [offset = 04h]**

31	Reserved					26	25	24
	R-0						R/W-0	R/W-0
23	Reserved					18	17	16
	R-0						R/W-0	R/W-0
15	14	13	12	11	10	9	8	
Reserved		STOP EXT FRAME	HGENCTRL	CTYPE	MBUFMODE	ADAPT	SLEEP	
R-0		R/WL-0	R/WL-0	R/WL-0	R/W-0	R/WL-0	R/W-0	
7	6	5	4	3	2	1	0	
SW nRST	LIN MODE	CLOCK	STOP	PARITY	PARITY ENA	TIMING MODE	COMM MODE	
R/W-0	R/W-0	R/W-0	R/WC-0	R/WC-0	R/W-0	R/WC-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; WC = Write in SCI-compatible mode only; WL = Write in LIN mode only; -n = value after reset

**Table 26-11. SCI Global Control Register 1 (SCIGCR1) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Read returns 0. Writes have no effect.
25	TXENA	0	Transmit enable. This bit is effective in LIN and SCI modes. Data is transferred from SCITD, or the TDy (with y=0, 1,...7) buffers in LIN mode to the SCITXSHF shift out register only when the TXENA bit is set.
		1	Transfers from SCITD or TDy to SCITXSHF are disabled.
		1	Transfers from SCITD or TDy to SCITXSHF are enabled.  <b>Note:</b> Data written to SCITD or the transmit multi-buffer before TXENA is set is not transmitted. If TXENA is cleared while transmission is ongoing, the data previously written to SCITD is sent (including the checksum byte in LIN mode).
24	RXENA	0	Receive enable. This bit is effective in LIN and SCI modes. RXENA allows or prevents the transfer of data from SCIRXSHF to SCIRD or the receive multibuffers.
		1	The receiver will not transfer data from the shift buffer to the receive buffer or multi-buffers. The receiver will transfer data from the shift buffer to the receive buffer or multi-buffers.  <b>Note:</b> Clearing RXENA stops received characters from being transferred into the receive buffer or multi-buffers, prevents the RX status flags (see Table 26-10) from being updated by receive data, and inhibits both receive and error interrupts. However, the shift register continues to assemble data regardless of the state of RXENA.  <b>Note:</b> If RXENA is cleared before a frame is completely received, the data from the frame is not transferred into the receive buffer.  <b>Note:</b> If RXENA is set before a frame is completely received, the data from the frame is transferred into the receive buffer. If RXENA is set while SCIRXSHF is in the process of assembling a frame, the status flags are not guaranteed to be accurate for that frame. To ensure that the status flags correctly reflect what was detected on the bus during a particular frame, RXENA should be set before the detection of that frame.
23-18	Reserved	0	Read returns 0. Writes have no effect.
17	CONT	0	Continue on suspend. This bit is effective in LIN and SCI modes. This bit has an effect only when a program is being debugged with an emulator, and it determines how the SCI/LIN operates when the program is suspended. The SCI/LIN counters are affected by this bit: when the bit is set the counters are not stopped, when the bit is cleared the counters are stopped during debug mode.
		0	When debug mode is entered, the SCI/LIN state machine is frozen. Transmissions and LIN counters are halted and resume when debug mode is exited.
		1	When debug mode is entered, the SCI/LIN continues to operate until the current transmit and receive functions are complete.

**Table 26-11. SCI Global Control Register 1 (SCIGCR1) Field Descriptions (continued)**

Bit	Field	Value	Description
16	LOOP BACK		Loopback bit. This bit is effective in LIN and SCI modes. The self-checking option for the SCI/LIN can be selected with this bit. If the LINTX and LINRX pins are configured with SCI/LIN functionality, then the LINTX pin is internally connected to the LINRX pin. Externally, during loop back operation, the LINTX pin outputs a high value and the LINRX pin is in a high-impedance state. If this bit value is changed while the SCI/LIN is transmitting or receiving data, errors may result.
			0 Loop back mode is disabled.
			1 Loop back mode is enabled.
15-14	Reserved	0	Read returns 0. Writes have no effect.
13	STOP EXT FRAME		Stop extended frame communication. This bit is effective in LIN mode only. This bit can be written only during extended frame communication. When the extended frame communication is stopped, this bit is cleared automatically.
			0 This bit has no effect.
			1 Extended frame communication will be stopped when current frame transmission/reception is completed.
12	HGEN CTRL		HGEN control. This bit is effective in LIN mode only. This bit controls the type of mask filtering comparison
			0 ID filtering using the ID-BYTE field in LIN Identification Register (LINID) occurs. Mask of FFh in LIN Mask Register (LINMASK) register will result in no match.
			1 ID filtering uses ID-SlaveTask BYTE (recommended). Mask of FFh in LIN Mask Register (LINMASK) register will result in ALWAYS match. <b>Note:</b> For software compatibility with future LIN modules the HGEN CTRL bit must be set to 1, the RX ID MASK must be set to FFh and the TX ID MASK must be set to FFh.
			0 Checksum type. This bit is effective in LIN mode only. This bit controls the type of checksum to be used: classic or enhanced. Classic checksum is used.
			1 Enhanced checksum is used.
10	MBUF MODE		Multibuffer mode. This bit is effective in LIN and SCI modes. This bit controls receive/transmit buffer usage, that is, whether the RX/TX multibuffers are used or a single register, RD0/TD0, is used.
			0 The multi-buffer mode is disabled.
			1 The multi-buffer mode is enabled.
9	ADAPT		Adapt. This mode is effective in LIN mode only. This bit has an effect during the detection of the synch field. Two LIN protocol bit rate modes could be enabled with this bit according to the node capability file definition: automatic or select. The software and network configuration will decide which of these two modes are enabled. When this bit is cleared, the LIN 2.0 protocol fixed bit rate should be used. If the ADAPT bit is set, a SCI/LIN slave node detecting the baud rate will compare it to the prescalers in BRS register and update it if they are different. The BRS register will be updated with the new value. If this bit is not set there will be no adjustment to the BRS register.
			0 Automatic baud rate adjustment is disabled.
			1 Automatic baud rate adjustment is enabled.
8	SLEEP		SCI sleep. This bit is effective in SCI mode only. In a multiprocessor configuration, this bit controls the receive sleep function. Clearing this bit brings the SCI/LIN out of sleep mode.
			0 Sleep mode is disabled.
			1 Sleep mode is enabled.
			<b>Note:</b> The receiver still operates when the SLEEP bit is set; however, RXRDY is updated and SCIRD is loaded with new data only when an address frame is detected. The remaining receiver status flags (see Table 26-10 ) are updated and an error interrupt is requested if the corresponding interrupt enable bit is set, regardless of the value of the SLEEP bit. In this way, if an error is detected on the receive data line while the SCI is asleep, software can promptly deal with the error condition.
			<b>Note:</b> The SLEEP bit is not automatically cleared when an address byte is detected. See Section 26.6.1 for more information on using the SLEEP bit for multiprocessor communication.

**Table 26-11. SCI Global Control Register 1 (SCIGCR1) Field Descriptions (continued)**

Bit	Field	Value	Description
7	SWnRST	0	Software reset (active low). This bit is effective in LIN and SCI modes. The SCI/LIN is in its reset state; no data will be transmitted or received. Writing a 0 to this bit initializes the SCI/LIN state machines and operating flags as defined in <a href="#">Table 26-12</a> and <a href="#">Table 26-13</a> . All affected logic is held in the reset state until a 1 is written to this bit.
		1	The SCI/LIN is in its ready state; transmission and reception can be done. After this bit is set to 1, the configuration of the module should not change. <b>Note: The SCI/LIN should only be configured while SW nRESET = 0.</b>
6	LIN MODE	0	LIN mode. This bit is effective in LIN and SCI mode. This bit controls the module mode of operation.
		1	LIN mode is disabled; SCI mode is enabled. LIN mode is enabled; SCI mode is disabled.
5	CLOCK	0	SCI internal clock enable. The CLOCK bit determines the source of the module clock on the SCICLK pin. It also determines whether a LIN node is a slave or master. <i>SCI mode</i> The external SCICLK is the clock source. <b>Note: If an external clock is selected, then the internal baud rate generator and baud rate registers are bypassed. The maximum frequency allowed for an externally sourced SCI clock is VCLK/16.</b>
		1	The internal SCICLK is the clock source. <i>LIN mode</i> The node is in slave mode. The node is in master mode.
4	STOP	0	SCI number of stop bits per frame. This bit is effective in SCI mode only. One stop bit is used.
		1	Two stop bits are used. <b>Note: The receiver checks for only one stop bit. However in idle-line mode, the receiver waits until the end of the second stop bit (if STOP = 1) to begin checking for an idle period.</b>
3	PARITY	0	SCI parity odd/even selection. This bit is effective in SCI mode only. If the PARITY ENA bit is set, PARITY designates odd or even parity. Odd parity is used.
		1	Even parity is used. <b>The parity bit is calculated based on the data bits in each frame and the address bit (in address-bit mode). The start and stop fields in the frame are not included in the parity calculation.</b> <b>For odd parity, the SCI transmits and expects to receive a value in the parity bit that makes odd the total number of bits in the frame with the value of 1.</b> <b>For even parity, the SCI transmits and expects to receive a value in the parity bit that makes even the total number of bits in the frame with the value of 1.</b>
2	PARITY ENA	0	Parity enable. This bit enables or disables the parity function. <i>SCI or buffered SCI mode</i>
		1	Parity is disabled; no parity bit is generated during transmission or is expected during reception. Parity is enabled. A parity bit is generated during transmission and is expected during reception. <i>LIN mode</i>
1	TIMING MODE	0	ID field parity verification is disabled.
		1	ID field parity verification is enabled.
1	TIMING MODE	0	SCI timing mode bit. This bit is effective in SCI mode only. it selects the SCI timing mode. Synchronous timing is used.
		1	Asynchronous timing is used.

**Table 26-11. SCI Global Control Register 1 (SCIGCR1) Field Descriptions (continued)**

Bit	Field	Value	Description
0	COMM MODE		SCI/LIN communication mode bit. In compatibility mode it selects the SCI communication mode. In LIN mode it selects length control option for ID-field bits ID4 and ID5.
		1	<i>SCI mode</i> Idle-line mode is used.
		0	Address-bit mode is used. <i>LIN mode</i>
		0	ID4 and ID5 are not used for length control.
		1	ID4 and ID5 are used for length control.

**Table 26-12. SCI Receiver Status Flags**

SCI Flag	Register	Bit	Value After SW nRESET <sup>(1)</sup>
CE	SCIFLR	29	0
ISFE	SCIFLR	28	0
NRE	SCIFLR	27	0
FE	SCIFLR	26	0
OE	SCIFLR	25	0
PE	SCIFLR	24	0
RXWAKE	SCIFLR	12	0
RXRDY	SCIFLR	9	0
BUSY	SCIFLR	3	0
IDLE	SCIFLR	2	0
WAKE UP	SCIFLR	1	0
BRKDT	SCIFLR	0	0

<sup>(1)</sup> The flags are frozen with their reset value while SW nRESET = 0.

**Table 26-13. SCI Transmitter Status Flags**

SCI Flag	Register	Bit	Value After SW nRESET <sup>(1)</sup>
BE	SCIFLR	31	0
PBE	SCIFLR	30	0
TX WAKE	SCIFLR	10	0
TX EMPTY	SCIFLR	11	1
TXRDY	SCIFLR	8	1

<sup>(1)</sup> The flags are frozen with their reset value while SW nRESET = 0.

### 26.13.3 SCI Global Control Register 2 (SCIGCR2)

The SCIGCR2 register is used to send or compare a checksum byte during extended frames, to generate a wakeup and for low-power mode control of the LIN module. [Figure 26-29](#) and [Table 26-14](#) illustrate this register.

**Figure 26-29. SCI Global Control Register 2 (SCIGCR2) [offset = 08h]**

31	Reserved				18	17	16
	R-0				R/WL-0	R/WL-0	
15	9	8	7		1	0	
	Reserved	GEN WU		Reserved		POWERDOWN	
	R-0	R/W-0		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; WL = Write in LIN mode only; -n = value after reset

**Table 26-14. SCI Global Control Register 2 (SCIGCR2) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Read returns 0. Writes have no effect.
17	CC		Compare checksum. LIN mode only. This bit is used by the receiver for extended frames to trigger a checksum compare. The user will initiate this transaction by writing a one to this bit. CC bit has to be set only after RX_RDY flag is set for the last received data.  In non-multibuffer mode, when the CC bit is set, the checksum will be compared on the byte that is expected to be the checksum byte.  During multi-buffer mode, the following scenarios are associated with the CC bit:  a) If the CC bit is set during the reception of the data, then the byte that is received after the reception of the programmed number of data bytes as indicated by SCIFORMAT[18:16] is treated as a checksum byte.  b) If the CC bit is set during the idle period (that is, during the inter-frame space), then the immediate next byte will be treated as a checksum byte.  c) CC bit will be auto cleared after the checkbyte has been received and compared. Checksum reception is not guaranteed if CC bit is write cleared by software during the checksum reception. See <a href="#">Section 26.7.6</a> for more details.
		0	No checksum compare will occur.
		1	Compare checksum on expected checksum byte.
16	SC		Send checksum byte. This bit is effective in LIN mode only. This bit is used by the transmitter with extended frames to send a checksum byte. In non-multibuffer mode, the checksum byte will be sent after the current byte transmission. In multibuffer mode, the checksum byte will be sent after the last byte count, indicated by the SCIFORMAT[18:16]. See <a href="#">Section 26.7.6</a> for more details. This byte will be cleared after the checksum byte has been transmitted.  In non-multibuffer mode, the checksum byte will be sent after the current byte transmission.  During multi-buffer mode, the following scenarios are associated with the SC bit:  a) The checkbyte will be sent after the last byte count, indicated by the SCIFORMAT[18:16]. b) Checksum will not be sent if SC is set before transmitting the very first byte(that is, during interframe space). c) SC bit will be auto cleared after the checkbyte has been transmitted. Checksum transmission is not guaranteed if SC bit is write cleared by software during the checksum transmission. See <a href="#">Section 26.7.6</a> for more details.
		0	No checksum byte will be sent.
		1	A checksum byte will be sent.
15-9	Reserved	0	Read returns 0. Writes have no effect.
8	GEN WU		Generate wakeup signal. This bit is effective in LIN mode only. This bit controls the generation of a wakeup signal, by transmitting the TDO buffer value. The LIN protocol specifies that this signal should be a dominant for $T_{WUSIG}$ . This bit is cleared on reception of a valid synch break.
		0	No wakeup signal will be generated.
		1	The TDO buffer value will be transmitted for a wakeup signal. The bit will be cleared on a SWnRST.
7-1	Reserved	0	Read returns 0. Writes have no effect.

**Table 26-14. SCI Global Control Register 2 (SCIGCR2) Field Descriptions (continued)**

Bit	Field	Value	Description
0	POWERDOWN	0	Power down. This bit is effective in LIN or SCI mode. When this bit is set, the SCI/LIN module attempts to enter local low-power mode. If the POWERDOWN bit is set while the receiver is actively receiving data and the wakeup interrupt is disabled, then the SCI/LIN will delay entering low-power mode until the reception is completed. In LIN mode, the user may set the POWERDOWN bit after receiving a sleep command or on idle bus detection (more than 4 seconds). See <a href="#">Section 26.11</a> for more information on low-power mode.
			The SCI/LIN module is in normal operation.
		1	The SCI/LIN module enters local low-power mode.

### 26.13.4 SCI Set Interrupt Register (SCisetINT)

Figure 26-30 and Table 26-15 illustrate this register. Refer [Figure 26-30](#) for details on when different interrupt flags get set in a frame during LIN Mode.

**Figure 26-30. SCI Set Interrupt Register (SCisetINT) [offset = 0Ch]**

31	30	29	28	27	26	25	24
SETBE INT	SET PBE INT	SET CE INT	SET ISFE INT	SET NRE INT	SET FE INT	SET OE INT	SET PE INT
R/WL-0	R/WL-0	R/WL-0	R/WL-0	R/WL-0	R/W-0	R/W-0	R/W-0
23				19	18	17	16
		Reserved			SET RX DMA ALL	SET RX DMA	SET TX DMA
		R-0			R/WC-0	R/W-0	R/W-0
15	14	13	12		10	9	8
	Reserved	SET ID INT		Reserved		SET RX INT	SET TX INT
	R-0	R/WL-0		R-0		R/W-0	R/W-0
7	6	5	4	3	2	1	0
SET TOA3WUS INT	SET TOAWUS INT	Reserved	SET TIMEOUT INT	Reserved		SET WAKEUP INT	SET BRKDT INT
R/WL-0	R/WL-0	R-0	R/WL-0	R-0		R/W-0	R/WC-0

LEGEND: R/W = Read/Write; R = Read only; WL = Write in LIN mode only; WC = Write in SCI-compatible mode only; -n = value after reset

**Table 26-15. SCI Set Interrupt Register (SCisetINT) Field Descriptions**

Bit	Field	Value	Description
31	SET BE INT	0	Set bit error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is a bit error.
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt is enabled.
30	SET PBE INT	0	Set physical bus error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when a physical bus error occurs.
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt is enabled.
29	SET CE INT	0	Set checksum-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is a checksum error.
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt is enabled.

**Table 26-15. SCI Set Interrupt Register (SCisetINT) Field Descriptions (continued)**

Bit	Field	Value	Description
28	SET ISFE INT	0	Set inconsistent-synch-field-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when there is an inconsistent synch field error.
			<i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
27	SET NRE INT	0	Set no-response-error interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN module to generate an interrupt when a no-response error occurs.
			<i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
26	SET FE INT	0	Set framing-error interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when a framing error occurs.
			<i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
25	SET OE INT	0	Set overrun-error interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when an overrun error occurs.
			<i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
24	SET PE INT	0	Set parity interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN module to generate an interrupt when a parity error occurs.
			<i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	SET RX DMA ALL	0	Set receive DMA all. This bit is effective in SCI-compatible mode only. This bit determines if a separate interrupt is generated for the address frames sent in multiprocessor communications. When this bit is 0, RX interrupt requests are generated for address frames and DMA requests are generated for data frames. When this bit is 1, RX DMA requests are generated for both address and data frames.
			<i>Read:</i> The DMA request is disabled for address frames (the receive interrupt request is enabled for address frames). <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read and write:</i> The DMA request is enabled for address and data frames.
17	SET RX DMA	0	Set receiver DMA. This bit is effective in LIN or SCI-compatible mode. To enable receiver DMA requests, this bit must be set. If it is cleared, interrupt requests are generated depending on bit SCisetINT.
			<i>Read:</i> The DMA request is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read and write:</i> The DMA request is enabled for address and data frames.
16	SET TX DMA	0	Set transmit DMA. This bit is effective in LIN or SCI-compatible mode. To enable DMA requests for the transmitter, this bit must be set. If it is cleared, interrupt requests are generated depending on SET TX INT bit (SCisetINT).
			<i>Read:</i> Transmit DMA request is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read and write:</i> Transmit DMA request is enabled.
15-14	Reserved	0	Read returns 0. Writes have no effect.

**Table 26-15. SCI Set Interrupt Register (SCisetINT) Field Descriptions (continued)**

Bit	Field	Value	Description
13	SET ID INT	0	Set identification interrupt. This bit is effective in LIN mode only. This bit is set to enable an interrupt when a valid matching identifier is received. See <a href="#">Section 26.7.9</a> for more details.
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
12-10	Reserved	0	<i>Read</i> returns 0. Writes have no effect.
			Receiver interrupt enable. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN to generate a receive interrupt after a frame has been completely received and the data is being transferred from SCIRXSHF to SCIRD.
			<i>Read:</i> The interrupt is disabled.
9	SET RX INT	0	<i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
			Set transmitter interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN to generate a transmit interrupt as data is being transferred from SCITD to SCITXSHF and the TXRDY bit is being set.
8	SET TX INT	0	<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
7	SET TOA3WUS INT	0	Set timeout after three wakeup signals interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when a timeout occurs after three wakeup signals have been sent.
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
6	SET TOAWUS INT	0	<i>Read or write:</i> The interrupt is enabled.
			Set timeout after wakeup signal interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when a timeout occurs after one wakeup signal has been sent.
			<i>Read:</i> The interrupt is disabled.
5	Reserved	0	<i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
			Set timeout interrupt. This bit is effective in LIN mode only. Setting this bit enables the SCI/LIN to generate an interrupt when there is no LIN bus activity (bus idle) for at least four seconds.
4	SET TIMEOUT INT	0	<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
3-2	Reserved	0	Read returns 0. Writes have no effect.
			Set wake-up interrupt. This bit is effective in LIN or SCI-compatible mode. Setting this bit enables the SCI/LIN to generate a wakeup interrupt and thereby exit low-power mode. If enabled, the wakeup interrupt is asserted when local low-power mode is requested while the receiver is busy or if a low level is detected on the LINRX pin during low-power mode.
			<i>Read:</i> The interrupt is disabled.
1	SET WAKEUP INT	0	<i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
			Set break-detect interrupt. This bit is effective in SCI-compatible mode only. Setting this bit enables the SCI/LIN to generate an error interrupt if a break condition is detected on the LINRX pin.
0	SET BRKDT INT	0	<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.

### 26.13.5 SCI Clear Interrupt Register (SCICLEARINT)

Figure 26-31 and Table 26-16 illustrate this register. SCICLEARINT register is used to clear the enabled interrupts without accessing SCISETINT register.

**Figure 26-31. SCI Clear Interrupt Register (SCICLEARINT) [offset = 10h]**

31	30	29	28	27	26	25	24
CLRBE INT	SET PBE INT	CLR CE INT	CLR ISFE INT	CLR RE INT	CLR FE INT	CLR OE INT	CLR PE INT
R/WL-0	R/WL-0	R/WL-0	R/WL-0	R/WL-0	R/W-0	R/W-0	R/W-0
23				19	18	17	16
		Reserved		CLR RX DMA ALL	CLR RX DMA	CLR TX DMA	
		R-0		R/WC-0	R/W-0	R/W-0	
15	14	13	12		10	9	8
Reserved		CLR ID INT		Reserved	CLR RX INT	CLR TX INT	
		R-0	R/WL-0	R-0	R/W-0	R/W-0	
7	6	5	4	3	2	1	0
CLR TOA3WUS INT	CLR TOAWUS INT	Reserved	CLR TIMEOUT INT	Reserved	CLR WAKEUP INT	CLR BRKDT INT	
R/WL-0	R/WL-0	R-0	R/WL-0	R-0	R/W-0	R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; WL = Write in LIN mode only; WC = Write in SCI-compatible mode only; -n = value after reset

**Table 26-16. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions**

Bit	Field	Value	Description
31	CLR BE INT	0	Clear bit error interrupt. This bit is effective in LIN mode only. This bit disables the bit error interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
30	CLR PBE INT	0	Clear physical bus error interrupt. This bit is effective in LIN mode only. This bit disables the physical-bus error interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
29	CLR CE INT	0	Clear checksum-error interrupt. This bit is effective in LIN mode only. This bit disables the checksum interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
28	CLR ISFE INT	0	Clear inconsistent-synch-field-error (ISFE) interrupt. This bit is effective in LIN mode only. This bit disables the ISFE interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.

**Table 26-16. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions (continued)**

Bit	Field	Value	Description
27	CLR NRE INT	0	Clear no-response-error interrupt. This bit is effective in LIN mode only. This bit disables the NRE interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
26	CLR FE INT	0	Clear framing-error interrupt. This bit is effective in LIN or SCI mode. This bit disables the framing-error interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
25	CLR OE INT	0	Clear overrun-error interrupt. This bit is effective in LIN or SCI mode. This bit disables the SCI/LIN overrun error interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
24	CLR PE INT	0	Clear parity interrupt. This bit is effective in LIN or SCI mode. This bit disables the parity error interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	CLR RX DMA ALL	0	Clear receive DMA all. This bit is effective in SCI mode only. This bit clears the receive DMA request for address frames when set. Only receive data frames generate a DMA request.  <i>Read:</i> Receive DMA request for address frames is disabled; Instead, RX interrupt requests are enabled for address frames. Receive DMA requests are still enabled for data frames. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The receive DMA request for address and data frames is enabled. <i>Write:</i> The receive DMA request for address and data frames is disabled.
17	CLR RX DMA	0	Clear receive DMA request. This bit is effective in LIN or SCI mode. This bit disables the receive DMA request when set.  <i>Read:</i> The DMA request is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The receive DMA request is enabled. <i>Write:</i> The receive DMA request for is disabled.
16	CLR TX DMA	0	Clear transmit DMA request. This bit is effective in LIN or SCI mode. This bit disables the transmit DMA request when set.  <i>Read:</i> Transmit DMA request is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The transmit DMA request is enabled. <i>Write:</i> The transmit DMA request for is disabled.
15-14	Reserved	0	Read returns 0. Writes have no effect.

**Table 26-16. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions (continued)**

Bit	Field	Value	Description
13	CLR ID INT	0	Clear ID interrupt. This bit is effective in LIN mode only. This bit disables the ID interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
12-10	Reserved	0	Read returns 0. Writes have no effect.
9	CLR RX INT	0	Clear receiver interrupt. This bit is effective in LIN or SCI mode. This bit disables the receiver interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
8	CLR TX INT	0	Clear transmitter interrupt. This bit is effective in LIN or SCI mode. This bit disables the transmitter interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
7	CLR TOA3WUS INT	0	Clear timeout after three wakeup signals interrupt. This bit is effective in LIN mode only. This bit disables the timeout after three wakeup signals interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
6	CLR TOAWUS INT	0	Clear timeout after wakeup signal interrupt. This bit is effective in LIN mode only. This bit disables the timeout after one wakeup signal interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
5	Reserved	0	Read returns 0. Writes have no effect.
4	CLR TIMEOUT INT	0	Clear timeout interrupt. This bit is effective in LIN mode only. This bit disables the timeout (LIN bus idle) interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
3-2	Reserved	0	Read returns 0. Writes have no effect.
1	CLR WAKEUP INT	0	Clear wake-up interrupt. This bit is effective in LIN or SCI-compatible mode. This bit disables the wakeup interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.

**Table 26-16. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions (continued)**

Bit	Field	Value	Description
0	CLR BRKDT INT	0	Clear break-detect interrupt. This bit is effective in SCI-compatible mode only. This bit disables the break-detect interrupt when set.  <i>Read:</i> The interrupt is disabled.  <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled.  <i>Write:</i> The interrupt is disabled.

### **26.13.6 SCI Set Interrupt Level Register (SCisetIntLvl)**

[Figure 26-32](#) and [Table 26-17](#) illustrate this register.

**Figure 26-32. SCI Set Interrupt Level Register (SCisetIntLvl) [offset = 14h]**

31	30	29	28	27	26	25	24
SET BE INT LVL	SET PBE INT LVL	SET CE INT LVL	SET ISFE INTLVL	SET NRE INT LVL	SET FE INT LVL	SET OE INT LVL	SET PE INT LVL
R/WL-0	R/WL-0	R/WL-0	R/WL-0	R/WL-0	R/W-0	R/W-0	R/W-0
23				19	18	17	16
Reserved				SET RX DMA ALL INT LVL	Reserved		
R-0				R/WC-0	R-0		
15	14	13	12		10	9	8
Reserved		SET ID INT LVL	Reserved			SET RX INT LVL	SET TX INT LVL
R-0		R/WL-0	R-0			R/W-0	R/W-0
7	6	5	4	3	2	1	0
SET TOA3WUS INT LVL	SET TOAWUS INT LVL	Reserved	SET TIMEOUT INT LVL	Reserved		SET WAKEUP INT LVL	SET BRKDT INT LVL
R/WL-0	R/WL-0	R-0	R/WL-0	R-0		R/WL-0	R/WL-0

LEGEND: R/W = Read/Write; R = Read only; WI = Write in LIN mode only; WC = Write in SCL-compatible mode only; -n = value after reset

**Table 26-17. SCI Set Interrupt Level Register (SCisetINTL VI.) Field Descriptions**

Bit	Field	Value	Description
31	SET BE INT LVL	0	Set bit error interrupt level. This bit is effective in LIN mode only.  <i>Read:</i> The interrupt level is mapped to the INT0 line.  <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
30	SET PBE INT LVL	0	Set physical bus error interrupt level. This bit is effective in LIN mode only.  <i>Read:</i> The interrupt level is mapped to the INT0 line.  <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
29	SET CE INT LVL	0	Set checksum-error interrupt level. This bit is effective in LIN mode only.  <i>Read:</i> The interrupt level is mapped to the INT0 line.  <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
28	SET ISFE INT LVL	0	Set inconsistent-synch-field-error interrupt level. This bit is effective in LIN mode only.  <i>Read:</i> The interrupt level is mapped to the INT0 line.  <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.

**Table 26-17. SCI Set Interrupt Level Register (SCisetINTLVL) Field Descriptions (continued)**

Bit	Field	Value	Description
27	SET NRE INT LVL	0	Set no-response-error interrupt level. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
26	SET FE INT LVL	0	Set framing-error interrupt level. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
25	SET OE INT LVL	0	Set overrun-error interrupt level. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
24	SET PE INT LVL	0	Set parity error interrupt level. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	SET RX DMA ALL LVL	0	Set receive DMA all interrupt levels. This bit is effective in SCI mode only. <i>Read:</i> The receive interrupt request for address frames is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The receive interrupt request for address frames is mapped to the INT1 line.
17-14	Reserved	0	Read returns 0. Writes have no effect.
13	SET ID INT LVL	0	Set ID interrupt level. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
12-10	Reserved	0	Read returns 0. Writes have no effect.
9	SET RX INT LVL	0	Set receiver interrupt level. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
8	SET TX INT LVL	0	Set transmitter interrupt level. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
7	SET TOA3WUS INT LVL	0	Set timeout after three wakeup signals interrupt level. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
6	SET TOAWUS INT LVL	0	Set timeout after wakeup signal interrupt level. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
5	Reserved	0	Read returns 0. Writes have no effect.

**Table 26-17. SCI Set Interrupt Level Register (SCisetINTLVL) Field Descriptions (continued)**

Bit	Field	Value	Description
4	SET TIMEOUT INT LVL	0	Set timeout interrupt level. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
3-2	Reserved	0	Read returns 0. Writes have no effect.
1	SET WAKEUP INT LVL	0	Set wake-up interrupt level. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
0	SET BRKDT INT LVL	0	Set break-detect interrupt level. This bit is effective in SCI-compatible mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.

### 26.13.7 SCI Clear Interrupt Level Register (SCICLEARINTLVL)

Figure 26-33 and Table 26-18 illustrate this register.

**Figure 26-33. SCI Clear Interrupt Level Register (SCICLEARINTLVL) [offset = 18h]**

31	30	29	28	27	26	25	24
CLR BE INT LVL	CLR PBE INT LVL	CLR CE INT LVL	CLR ISFE INTLVL	CLR NRE INT LVL	CLR FE INT LVL	CLR OE INT LVL	CLR PE INT LVL
R/WL-0	R/WL-0	R/WL-0	R/WL-0	R/WL-0	R/W-0	R/W-0	R/W-0
23				19	18	17	16
Reserved				CLR RX DMA ALL INT LVL	Reserved		
R-0				R/WC-0			
15	14	13	12		10	9	8
Reserved		CLR ID INT LVL	Reserved			CLR RX INT LVL	CLR TX INT LVL
R-0		R/WL-0			R-0		
7	6	5	4	3	2	1	0
CLR TOA3WUS INT LVL	CLR TOAWUS INT LVL	Reserved	CLR TIMEOUT INT LVL	Reserved		CLR WAKE UP INT LVL	CLR BRKDT INT LVL
R/WL-0	R/WL-0	R-0	R/WL-0	R-0		R/W-0	R/WC-0

LEGEND: R/W = Read/Write; R = Read only; WL = Write in LIN mode only; WC = Write in SCI-compatible mode only; -n = value after reset

**Table 26-18. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions**

Bit	Field	Value	Description
31	CLR BE INT LVL	0	Clear bit error interrupt. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
30	CLR PBE INT LVL	0	Clear physical bus error interrupt. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
29	CLR CE INT LVL	0	Clear checksum-error interrupt. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
28	CLR ISFE INT LVL	0	Clear inconsistent-synch-field-error (ISFE) interrupt. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
27	CLR NRE INT LVL	0	Clear no-response-error interrupt. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.

**Table 26-18. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions (continued)**

Bit	Field	Value	Description
26	CLR FE INT LVL	0	Clear framing-error interrupt. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
25	CLR OE INT LVL	0	Clear overrun-error interrupt. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
24	CLR PE INT LVL	0	Clear parity interrupt. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	CLR RX DMA ALL LVL	0	Clear receive DMA interrupt level. This bit is effective in SCI-compatible mode only. <i>Read:</i> The receive interrupt request for address frames is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The receive interrupt request for address frames is mapped to the INT1 line. <i>Write:</i> The receive interrupt request for address frames is mapped to the INT0 line.
17-14	Reserved	0	Read returns 0. Writes have no effect.
13	CLR ID INT LVL	0	Clear ID interrupt. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
12-10	Reserved	0	Read returns 0. Writes have no effect.
9	CLR RX INT LVL	0	Clear receiver interrupt. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
8	CLR TX INT LVL	0	Clear transmitter interrupt. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
7	CLR TOA3WUS INT LVL	0	Clear timeout after three wakeup signals interrupt. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.

**Table 26-18. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions (continued)**

Bit	Field	Value	Description
6	CLR TOAWUS INT LVL	0	Clear timeout after wakeup signal interrupt. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
5	Reserved	0	Read returns 0. Writes have no effect.
4	CLR TIMEOUT INT LVL	0	Clear timeout interrupt. This bit is effective in LIN mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
3-2	Reserved	0	Read returns 0. Writes have no effect.
1	CLR WAKEUP INT LVL	0	Clear wake-up interrupt. This bit is effective in LIN or SCI-compatible mode. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
0	CLR BRKDT INT LVL	0	Clear break-detect interrupt. This bit is effective in SCI-compatible mode only. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.

### 26.13.8 SCI Flags Register (SCIFLR)

Figure 26-34 and Table 26-19 illustrate this register.

**Figure 26-34. SCI Flags Register (SCIFLR) [offset = 1Ch]**

31	30	29	28	27	26	25	24
BE	PBE	CE	ISFE	NRE	FE	OE	PE
R/WL-0	R/WL-0	R/WL-0	R/WL-0	R/WL-0	R/W-0	R/W-0	R/W-0
23							16
Reserved							
R-0							
15	14	13	12	11	10	9	8
Reserved	ID RX	ID TX	RX WAKE	TX EMPTY	TX WAKE	RX RDY	TX RDY
R-0	R/WL-0	R/WL-0	R/WC-0	R/W-1	R/WC-0	R/W-0	R/W-1
7	6	5	4	3	2	1	0
TOA3WUS	TOAWUS	Reserved	TIMEOUT	BUSY	IDLE	WAKE UP	BRKDT
R/WL-0	R/WL-0	R-0	R/WL-0	R/W-0	R-0	R/WL-0	R/WC-0

LEGEND: R/W = Read/Write; R = Read only; WC = Write in SCI-compatible mode only; WL = Write in LIN mode only; -n = value after reset

**Table 26-19. SCI Flags Register (SCIFLR) Field Descriptions**

Bit	Field	Value	Description
31	BE	0	Bit error flag. This bit is effective in LIN mode only. This bit is set when a bit error has occurred. This is detected by the internal bit monitor. See <a href="#">Section 26.7.8</a> for more information. The bit error flag is cleared by any of the following:
			<ul style="list-style-type: none"> <li>Setting of the SW nRST bit</li> <li>Setting of the RESET bit</li> <li>A system reset</li> <li>Writing a 1 to this bit</li> <li>On reception of a new synch break</li> <li>Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul>
			<i>Read:</i> No error has been detected since this bit was last cleared. <i>Write:</i> Writing a 0 to this bit has no effect.
30	PBE	0	Physical bus error flag. This bit is effective in LIN mode only. This bit is set when a physical bus error has been detected by the bit monitor in TED. See <a href="#">Section 26.7.8</a> for more information. The physical bus error flag is cleared by the following:
			<ul style="list-style-type: none"> <li>Setting of the SW nRST bit</li> <li>Setting of the RESET bit</li> <li>A system reset</li> <li>Writing a 1 to this bit</li> <li>On reception of a new synch break</li> <li>Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul>
			<b>Note:</b> The PBE will only be flagged, if no Synch Break can be generated (for example, because of a bus shortage to VBAT) or if no Synch Break Delimiter can be generated (for example, because of a bus shortage to GND).
		1	<i>Read:</i> No error has been detected since this bit was last cleared. <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read:</i> An error has been detected since this bit was last cleared. <i>Write:</i> The bit is cleared to 0.

**Table 26-19. SCI Flags Register (SCIFLR) Field Descriptions (continued)**

Bit	Field	Value	Description
29	CE		<p>Checksum error flag. This bit is effective in LIN mode only. This bit is set when a checksum error has been detected by a receiving node. This error is detected by the TED logic. See <a href="#">Section 26.7.8</a> for more information. The type of checksum to be used depends on the CTYPE bit in SCIGCR1.</p> <p>The checksum error flag is cleared by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reception of a new synch break</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul> <p><i>Read:</i> No error has been detected since this bit was last cleared.  <i>Write:</i> Writing a 0 to this bit has no effect.</p> <p><i>Read:</i> An error has been detected since this bit was last cleared.  <i>Write:</i> The bit is cleared to 0.</p>
28	ISFE		<p>Inconsistent synch field error flag. This bit is effective in LIN mode only. This bit is set when an inconsistent synch field error has been detected by the synchronizer during header reception. See <a href="#">Section 26.7.5.2</a> for more information. The inconsistent synch field error flag is cleared by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reception of a new synch break</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul> <p><i>Read:</i> No inconsistent synch field error has been detected.  <i>Write:</i> Writing a 0 to this bit has no effect.</p> <p><i>Read:</i> An inconsistent synch field error has been detected.  <i>Write:</i> The bit is cleared to 0.</p>
27	NRE		<p>No-response error flag. This bit is effective in LIN mode only. This bit is set when there is no response to a master's header completed within TFRAME_MAX. This timeout period is applied for message frames of known length (identifiers 0 to 61). This error is detected by the synchronizer. See <a href="#">Section 26.7.7</a> for more information. The no-response error flag is cleared by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reception of a new synch break</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul> <p><i>Read:</i> No no-response error has been detected since the last clear.  <i>Write:</i> Writing a 0 to this bit has no effect.</p> <p><i>Read:</i> A no-response error has been detected.  <i>Write:</i> The bit is cleared to 0.</p>

**Table 26-19. SCI Flags Register (SCIFLR) Field Descriptions (continued)**

Bit	Field	Value	Description
26	FE		<p>Framing error flag. This bit is effective in LIN or SCI-compatible mode. This bit is set when an expected stop bit is not found. In SCI compatibility mode, only the first stop bit is checked. The missing stop bit indicates that synchronization with the start bit has been lost and that the character is incorrectly framed. Detection of a framing error causes the SCI/LIN to generate an error interrupt if the SET FE INT bit is set in the register SCISETINT. The framing error flag is cleared by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> <li>• Reception of a new character/frame, depending on whether the module is in SCI compatible or LIN mode</li> </ul> <p>In multibuffer mode the frame is defined in the SCIFORMAT register.</p> <p><i>Read:</i> No framing error has been detected since the last clear.  <i>Write:</i> Writing a 0 to this bit has no effect.</p> <p><i>Read:</i> A framing error has been detected since the last clear.  <i>Write:</i> The bit is cleared to 0.</p>
25	OE		<p>Overrun error flag. This bit is effective in LIN or SCI-compatible mode. This bit is set when the transfer of data from SCIRXSHF to SCIRD overwrites unread data already in SCIRD or the RDy buffers in LINRD0 and LINRD1. Detection of an overrun error causes the LIN to generate an error interrupt if the SET OE INT bit = 1. The OE flag is reset by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul> <p><i>Read:</i> No overrun error has been detected since the last clear.  <i>Write:</i> Writing a 0 to this bit has no effect.</p> <p><i>Read:</i> An overrun error has been detected.  <i>Write:</i> The bit is cleared to 0.</p>
24	PE		<p>Parity error flag. This bit is effective in LIN or SCI-compatible mode. This bit is set when a parity error is detected in the received data. In SCI address-bit mode, the parity is calculated on the data and address bit fields of the received frame. In idle-line mode, only the data is used to calculate parity. An error is generated when a character is received with a mismatch between the number of 1s and its parity bit. If the parity function is disabled (SCIGCR[2] = 0), the PE flag is disabled and read as 0. Detection of a parity error causes the LIN to generate an error interrupt if the SET PE INT bit = 1. The PE bit is reset by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reception of a new character or frame, depending on whether the module is in SCI compatible or LIN mode, respectively.</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul> <p><i>Read:</i> No parity error has been detected since the last clear.  <i>Write:</i> Writing a 0 to this bit has no effect.</p> <p><i>Read:</i> A parity error has been detected.  <i>Write:</i> The bit is cleared to 0.</p>
23-15	Reserved	0	Read returns 0. Writes have no effect.

**Table 26-19. SCI Flags Register (SCIFLR) Field Descriptions (continued)**

Bit	Field	Value	Description
14	ID RX FLAG		Identifier on receive flag. This bit is effective in LIN mode only. This flag is set once an identifier is received with a receive match and no ID-parity error. See <a href="#">Section 26.7.9</a> for more details. This flag indicates that a new valid identifier has been received on an RX match. This bit is cleared by the following: <ul style="list-style-type: none"> <li>Setting of the SW nRST bit</li> <li>Setting of the RESET bit</li> <li>A system reset</li> <li>Writing a 1 to this bit</li> <li>Reading the LINID register</li> <li>Reception of a new synch break</li> <li>Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul>
			<i>Read:</i> No valid ID has been received since the last clear. <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read:</i> A valid ID RX has been received in LINID[23:16] on an RX match. <i>Write:</i> The bit is cleared to 0.
13	ID TX FLAG		Identifier on transmit flag. This bit is effective in LIN mode only. This flag is set when an identifier is received with a transmit match and no ID-parity error. See <a href="#">Section 26.7.9</a> for more details. This flag indicates that a new valid identifier has been received on a TX match. This bit is cleared by the following: <ul style="list-style-type: none"> <li>Setting the SW nRST bit</li> <li>Setting of the RESET bit</li> <li>A system reset</li> <li>Writing a 1 to this bit</li> <li>Reading the LINID register</li> <li>Receiving a new synch break</li> <li>Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul>
			<i>Read:</i> No valid ID has been received since the last clear. <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read:</i> A valid ID TX has been received in LINID[23:16] on an TX match. <i>Write:</i> The bit is cleared to 0.
12	RXWAKE		Receiver wakeup detect flag. This bit is effective in SCI-compatible mode only. The SCI sets this bit to indicate that the data currently in SCIRD is an address. RXWAKE is cleared by the following: <ul style="list-style-type: none"> <li>Setting of the SW nRST bit</li> <li>Setting of the RESET bit</li> <li>A system reset</li> <li>Upon receipt of a data frame.</li> </ul>
		0	The data in SCIRD is not an address.
		1	The data in SCIRD is an address.
11	TX EMPTY		Transmitter empty flag. This flag indicates the transmitter's buffer register(s) (SCITD/TDy) and shift register (SCITXSHF) are empty. In multibuffer mode, this flag indicates the TDx registers and shift register (SCITXSHF) are empty. In non-multibuffer mode, this flag indicates the LINTD0 byte and the shift register (SCITXSHF) are empty. <b>Note: The RESET bit, an active SW nRESET (SCIGCR1[7]) or a system reset sets this bit. This bit does not cause an interrupt request.</b> <i>SCI mode or LIN non-multibuffer mode</i>
		0	Transmitter buffer or shift register (or both) are loaded with data.
		1	Transmitter buffer and shift registers are both empty. <i>In LIN mode using multibuffer mode</i>
		0	Multibuffer or shift register (or all) are loaded with data
		1	Multibuffer and shift registers are all empty.

**Table 26-19. SCI Flags Register (SCIFLR) Field Descriptions (continued)**

Bit	Field	Value	Description
10	TXWAKE		<p>Transmitter wakeup method select. This bit is effective in SCI mode only. The TXWAKE bit controls whether the data in SCITD should be sent as an address or data frame using multiprocessor communication format. This bit is set to 1 or 0 by software before a byte is written to SCITD and is cleared by the SCI when data is transferred from SCITD to SCITXSHF or by a system reset.</p> <p><b>Note:</b> TXWAKE is not cleared by the SW nRESET bit.</p> <p><i>Address-bit mode</i></p> <ul style="list-style-type: none"> <li>0 Frame to be transmitted will be data (address bit = 0).</li> <li>1 Frame to be transmitted will be an address (address bit = 1).</li> </ul> <p><i>Idle-line mode</i></p> <ul style="list-style-type: none"> <li>0 The frame to be transmitted will be data.</li> <li>1 The following frame to be transmitted will be an address (writing a 1 to this bit followed by writing dummy data to the SCITD will result in a idle period of 11 bit periods before the next frame is transmitted).</li> </ul>
9	RXRDY		<p>Receiver ready flag. In SCI-compatible mode, the receiver sets this bit to indicate that the SCIRD contains new data and is ready to be read by the CPU. In LIN mode, RXRDY is set once a valid frame is received in multibuffer mode, a valid frame being a message frame received with no errors. In non-multibuffer mode, RXRDY is set for each received byte and will be set for the last byte of the frame if there are no errors. The SCI/LIN generates a receive interrupt when RXRDY flag bit is set if the interrupt-enable bit is set (SCISETINT[9]); RXRDY is cleared by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reading the SCIRD register in compatibility mode</li> <li>• Reading the last data byte RDy of the response in LIN mode</li> </ul> <p><b>Note:</b> The RXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</p> <ul style="list-style-type: none"> <li>0 <i>Read:</i> No new data is in SCIRD.</li> <li><i>Write:</i> Writing a 0 to this bit has no effect.</li> <li>1 <i>Read:</i> New data is ready to be read from SCIRD.</li> <li><i>Write:</i> The bit is cleared to 0.</li> </ul>
8	TXRDY		<p>Transmitter buffer register ready flag. When set, this bit indicates that the transmit buffer(s) register(s) (SCITD in compatibility mode and LINTD0/LINTD1 in multibuffer mode) are ready to get another character from a CPU write.</p> <p>In SCI, writing data to SCITD automatically clears this bit. In LIN mode, this bit is cleared once byte 0 (TDO) is written to LINTD0. This bit is set after the data of the TX buffer is shifted into the SCITXSHF register. This event can trigger a transmit interrupt after data is copied to the TX shift register SCITXSHF, if the interrupt enable bit TXINT is set.</p> <p><b>Note:</b></p> <ul style="list-style-type: none"> <li>1) TXRDY is also set to 1 either by setting of the RESET bit, enabling SW nRST or by a system reset.</li> <li>2) The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</li> <li>3) The transmit interrupt request can be eliminated until the next series of data written into the transmit buffers LINTD0 and LINTD1, by disabling the corresponding interrupt via the SCICLEARINT register or by disabling the transmitter via the TXENA bit.</li> </ul> <p><i>SCI mode</i></p> <ul style="list-style-type: none"> <li>0 SCITD is full.</li> <li>1 SCITD is ready to receive the next character.</li> </ul> <p><i>LIN mode</i></p> <ul style="list-style-type: none"> <li>0 The multibuffers are full.</li> <li>1 The multibuffers are ready to receive the next character(s).</li> </ul> <p>For more information on transmit interrupt handling, see the SCI document for compatibility mode and <a href="#">Section 26.7.9</a> for LIN mode.</p>

**Table 26-19. SCI Flags Register (SCIFLR) Field Descriptions (continued)**

Bit	Field	Value	Description
7	TOA3WUS		Timeout after three wakeup signals flag. This bit is effective in LIN mode only. This flag is set if there is no synch break received after three wakeup signals and a period of 1.5 seconds has passed. Such expiration time is used before issuing another round of wakeup signals. This bit is cleared by the following: <ul style="list-style-type: none"><li>• Setting of the SW nRST bit</li><li>• Setting of the RESET bit</li><li>• A system reset</li><li>• Writing a 1 to this bit</li><li>• Reading the corresponding interrupt offset in SCIINTVECT0/1 See <a href="#">Section 26.11.3</a> for more information.</li></ul>
		0	<i>Read:</i> No timeout occurred after three wakeup signals. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> Timeout occurred after three wakeup signals and 1.5 seconds time. <i>Write:</i> The bit is cleared to 0.
6	TOAWUS		Timeout after wakeup signal flag. This bit is effective in LIN mode only. This bit is set if there is no synch break received after a wakeup signal has been sent. A minimum of 150 ms expiration time is used before issuing another wakeup signal. This bit is cleared by the following: <ul style="list-style-type: none"><li>• Setting the SW nRST bit</li><li>• Setting of the RESET bit</li><li>• A system reset occurring</li><li>• Writing a 1 to this bit</li><li>• Reading the corresponding interrupt offset in SCIINTVECT0/1 See <a href="#">Section 26.11.3s</a> for more information.</li></ul>
		0	<i>Read:</i> No timeout occurred after one wakeup signal (150ms). <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> Timeout occurred after one wakeup signal. <i>Write:</i> The bit is cleared to 0.
5	Reserved	0	Read returns 0. Writes have no effect.
4	TIMEOUT		LIN bus idle timeout flag. This bit is effective in LIN mode only. This bit is set earliest after at least four seconds of bus inactivity. Bus inactivity is defined as no transactions between recessive and dominant (and vice versa). This bit is cleared by the following: <ul style="list-style-type: none"><li>• Setting the SW nRST bit</li><li>• Setting of the RESET bit</li><li>• A system reset occurring</li><li>• Writing a 1 to this bit</li><li>• Reading the corresponding interrupt offset in SCIINTVECT0/1 See <a href="#">Section 26.7.7</a> for more information.</li></ul>
		0	<i>Read:</i> No bus idle has been detected since this bit was last cleared. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> A LIN bus idle has been detected. <i>Write:</i> The bit is cleared to 0.
3	BUSY		Bus busy flag. This bit is effective in LIN mode and SCI-compatible mode. This bit indicates whether the receiver is in the process of receiving a frame. As soon as the receiver detects the beginning of a start bit, the BUSY bit is set to 1. When the reception of a frame is complete, the SCI/LIN clears the BUSY bit. If SET WAKEUP INT is set and power down is requested while this bit is set, the SCI/LIN automatically prevents lowpower mode from being entered and generates wakeup interrupt. The BUSY bit is controlled directly by the SCI/LIN receiver, but this bit can also be cleared by the following: <ul style="list-style-type: none"><li>• Setting the SW nRST bit</li><li>• Setting of the RESET bit</li><li>• A system reset occurring</li></ul>
		0	The receiver is not currently receiving a frame.
		1	The receiver is currently receiving a frame.

**Table 26-19. SCI Flags Register (SCIFLR) Field Descriptions (continued)**

Bit	Field	Value	Description
2	IDLE	0	SCI receiver in idle state. This bit is effective in SCI-compatible mode only. While this bit is set, the SCI looks for an idle period to resynchronize itself with the bit stream. The receiver does not receive any data while the bit is set. The bus must be idle for 11 bit periods to clear this bit. The SCI enters the idle state if one of the following events occurs:
			<ul style="list-style-type: none"> <li>• A system reset</li> <li>• An SCI software reset</li> <li>• A power down</li> <li>• The RX pin is configured as a general I/O pin</li> </ul>
			The idle period has been detected; the SCI is ready to receive.
1	WAKEUP	0	Wakeup flag. This bit is effective in LIN mode only. This bit is set by the SCI/LIN when receiver or transmitter activity has taken the module out of power-down mode. An interrupt is generated if the SET WAKEUP INT bit (SCISETINT[2]) is set. It is cleared by the following:
			<ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul> <p>For compatibility mode, see the SCI document for more information on low-power mode.</p>
			<p><i>Read:</i> The module will not wake up from power-down mode.</p> <p><i>Write:</i> Writing a 0 to this bit has no effect.</p>
0	BRKDT	0	SCI break-detect flag. This bit is effective in SCI-compatible mode only. This bit is set when the SCI detects a break condition on the LINRX pin. A break condition occurs when the LINRX pin remains continuously low for at least 10 bits after a missing first stop bit, that is, after a framing error. Detection of a break condition causes the SCI to generate an error interrupt if the BRKDT INT ENA bit is set. The BRKDT bit is reset by the following:
			<ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul>
			<p><i>Read:</i> No break condition has been detected since the last clear.</p> <p><i>Write:</i> Writing a 0 to this bit has no effect.</p>
		1	<p><i>Read:</i> A break condition has been detected.</p> <p><i>Write:</i> The bit is cleared to 0.</p>

### 26.13.9 SCI Interrupt Vector Offset 0 (SCIINTVECT0)

Figure 26-35 and Table 26-20 illustrate this register.

**Figure 26-35. SCI Interrupt Vector Offset 0 (SCIINTVECT0) [offset = 20h]**

31	Reserved		16
R-0			
15	Reserved	5      4	0
R-0                            INTVECT0                            R-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-20. SCI Interrupt Vector Offset 0 (SCIINTVECT0) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Read returns 0. Writes have no effect.
4-0	INVECT0	0-1Fh	Interrupt vector offset for INT0. This register indicates the offset for interrupt line INT0. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag in SCIFLR corresponding to the offset that was read. See <a href="#">Table 26-4</a> for a list of the interrupts.  <b>Note:</b> The flags for the receive (SCIFLR[9]) and the transmit (SCIFLR[8]) interrupt cannot be cleared by reading the corresponding offset vector in this register (see detailed description in SCIFLR register).

### 26.13.10 SCI Interrupt Vector Offset 1 (SCIINTVECT1)

Figure 26-36 and Table 26-21 illustrate this register.

**Figure 26-36. SCI Interrupt Vector Offset 1 (SCIINTVECT1) [offset = 24h]**

31	Reserved		16
R-0			
15	Reserved	5      4	0
R-0                            INTVECT1                            R-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-21. SCI Interrupt Vector Offset 1 (SCIINTVECT1) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Read returns 0. Writes have no effect.
4-0	INVECT1	0-1Fh	Interrupt vector offset for INT1. This register indicates the offset for interrupt line INT1. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag in SCIFLR corresponding to the offset that was read. See <a href="#">Table 26-4</a> for list of interrupts.  <b>Note:</b> The flags for the receive (SCIFLR[9]) and the transmit (SCIFLR[8]) interrupt cannot be cleared by reading the corresponding offset vector in this register (see detailed description in SCIFLR register).

### 26.13.11 SCI Format Control Register (SCIFORMAT)

Figure 26-37 and Table 26-22 illustrate this register.

**Figure 26-37. SCI Format Control Register (SCIFORMAT) [offset = 28h]**

31	Reserved	19      18      16
	R-0	R/W-0
15	Reserved	3      2      0
	R-0	R/WC-0

LEGEND: R/W = Read/Write; R = Read only; WC = Write in SCI-compatible mode only; -n = value after reset

**Table 26-22. SCI Format Control Register (SCIFORMAT) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18-16	LENGTH	0-3h	<p>Frame length control bits. In <i>LIN mode</i>, these bits indicate the number of bytes in the response field from 1 to 8 bytes. In <i>buffered SCI mode</i>, these bits indicate the number of characters, with the number of bits per character specified in CHAR (SCIFORMAT[2:0]).</p> <p>When these bits are used to indicate LIN response length (SCIGCR1[0] = 1), then when there is an ID RX match, this value should be updated with the expected length of the response. In buffered SCI mode, these bits indicate the transmitter/receiver format for the number of characters: 1 to 8. There can be up to eight characters with eight bits each.</p> <ul style="list-style-type: none"> <li>0 The response field has 1 byte/character.</li> <li>1h The response field has 2 bytes/characters.</li> <li>2h The response field has 3 bytes/characters.</li> <li>3h The response field has 4 bytes/characters.</li> <li>4h The response field has 5 bytes/characters.</li> <li>5h The response field has 6 bytes/characters.</li> <li>6h The response field has 7 bytes/characters.</li> <li>7h The response field has 8 bytes/characters.</li> </ul>
15-3	Reserved	0	Read returns 0. Writes have no effect.
2-0	CHAR	0-7h	<p>Character length control bits. These bits are effective in non-buffered SCI and buffered SCI modes only. These bits set the SCI character length from 1 to 8 bits.</p> <p><b>In non-buffered SCI and buffered SCI mode, when data of fewer than eight bits in length is received, it is left justified in SCIRD/RDy and padded with trailing zeros. Data read from the SCIRD should be shifted by software to make the received data right justified.</b></p> <p><b>Data written to the SCITD should be right justified but does not need to be padded with leading zeros.</b></p> <ul style="list-style-type: none"> <li>0 The character is 1 bit long.</li> <li>1h The character is 2 bits long.</li> <li>2h The character is 3 bits long.</li> <li>3h The character is 4 bits long.</li> <li>4h The character is 5 bits long.</li> <li>5h The character is 6 bits long.</li> <li>6h The character is 7 bits long.</li> <li>7h The character is 8 bits long.</li> </ul>

### 26.13.12 Baud Rate Selection Register (BRS)

This section describes the baud rate selection register. Figure 26-38 and Table 26-23 illustrate this register.

**Figure 26-38. Baud Rate Selection Register (BRS) [offset = 2Ch]**

31	30	28	27	24	23	16
Rsvd.	U		M		PRESCALER P	
R-0	R/W-0		R/W-0		R/W-0	
15						0
			PRESCALER P			
				R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-23. Baud Rate Selection Register (BRS) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read returns 0. Writes have no effect.
30-28	U	0-2h	SCI/LIN super fractional divider selection. These bits are effective in LIN or SCI asynchronous mode. These bits are an additional fractional part for the baud rate specification. These bits allow a super-fine tuning of the fractional baud rate with seven more intermediate values for each of the M fractional divider values. See <a href="#">Section 26.7.4.1</a> for more details.
27-24	M	0-3h	SCI/LIN 4-bit fractional divider selection. These bits are effective in LIN or SCI asynchronous mode. These bits are used to select a baud rate for the SCI/LIN module, and they are a fractional part for the baud rate specification. The M divider allows fine-tuning of the baud rate over the P prescaler with 15 additional intermediate values for each of the P integer values. See <a href="#">Section 26.7.4.1</a> for more details.
23-0	PRESCLER P	0-FF FFFFh	<p>These bits are used to select a baud rate for the SCI/LIN module. These bits are effective in LIN mode and SCI compatibility..</p> <p>The SCI/LIN has an internally generated serial clock determined by the VCLK and the prescalers P and M in this register. The LIN uses the 24-bit integer prescaler P value of this register to select one of over 16,700,000. The additional 4-bit fractional divider M refines the baudrate selection PRESCLER[27:24].</p> <p><b>NOTE: In LIN mode, ONLY the asynchronous mode and baurdrate values are used.</b></p> <p>The baud rate can be calculated using the following formulas:</p> $\text{Asynchronous baud value} = \left( \frac{\text{VCLK Frequency}}{16(P + 1 + \frac{M}{16})} \right) \quad (51)$ $\text{Isosynchronous baud value} = \left( \frac{\text{VCLK Frequency}}{P + 1} \right) \quad (52)$ <p>For P = 0,</p> $\text{Asynchronous baud value} = \left( \frac{\text{VCLK Frequency}}{32} \right) \quad (53)$ $\text{Isosynchronous baud value} = \left( \frac{\text{VCLK Frequency}}{2} \right) \quad (54)$ <p><a href="#">Table 26-24</a> contains comparative baud values for different P values, with VCLK = 50 MHz, for asynchronous mode.</p>

**Table 26-24. Comparative Baud Values for Different P Values, Asynchronous Mode<sup>(1)(2)</sup>**

24-Bit Register Value		Baud Selected		PercentError
Decimal	Hex	Ideal	Actual	
26	00001A	115200	115740	0.47
53	000035	57600	57870	0.47
80	000050	38400	38580	0.47
162	0000A2	19200	19172	-0.15
299	00012B	10400	10417	0.16
325	000145	9600	9586	-0.15
399	00018F	7812.5	7812.5	0.00
650	00028A	4800	4800	0.00
15624	003BA0	200	200	0.00
624999	098967	5	5	0.00


<sup>(1)</sup> VCLK = 50 MHz<sup>(2)</sup> Values are in decimal except for column 2.

### 26.13.13 SCI Data Buffers (SCIED, SCIRD, SCITD)

The SCI has three addressable registers in which transmit and receive data is stored. These three registers are available in SCI mode only.

#### 26.13.13.1 Receiver Emulation Data Buffer (SCIED)

The SCIED register is addressed at a location different from SCIRD, but is physically the same register. Figure 26-39 and Table 26-25 illustrate this register.

**Figure 26-39. Receiver Emulation Data Buffer (SCIED) [offset = 30h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 26-25. Receiver Emulation Data Buffer (SCIED) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	ED	0-FFh	Emulator data. This bit is effective in SCI-compatible mode only. Reading SCIED[7:0] does not clear the RXRDY flag, unlike reading SCIRD. This register should be used only by an emulator that must continually read the data buffer without affecting the RXRDY flag.

### 26.13.13.2 Receiver Data Buffer (SCIRD)

This register provides a location for the receiver data. [Figure 26-40](#) and [Table 26-26](#) illustrate this register.

**Figure 26-40. Receiver Data Buffer (SCIRD) [offset = 34h]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-26. Receiver Data Buffer (SCIRD) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	RD	0-FFh	Receiver data. This bit is effective in SCI-compatible mode only. When a frame has been completely received, the data in the frame is transferred from the receiver shift register SCIRXSHF to this register. As this transfer occurs, the RXRDY flag is set and a receive interrupt is generated if SET RX INT is set.  <b>Note:</b> When the data is read from SCIRD, the RXRDY flag is automatically cleared.

**NOTE:** When the SCI receives data that is fewer than eight bits in length, it loads the data into this register in a left justified format padded with trailing zeros. Therefore, the user software should perform a logical shift on the data by the correct number of positions to make it right justified.

### 26.13.13.3 Transmit Data Buffer Register (SCITD)

Data to be transmitted is written to the SCITD register. [Figure 26-41](#) and [Table 26-27](#) illustrate this register.

**Figure 26-41. Transmit Data Buffer Register (SCITD) [offset = 38h]**

31	Reserved		16
	R-0		
15	8	7	0
	Reserved	TD	R/W-0
	R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-27. Transmit Data Buffer Register (SCITD) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	TD	0-FFh	Transmit data. This bit is effective in SCI-compatible mode only. Data to be transmitted is written to the SCITD register. The transfer of data from this register to the transmit shift register SCITXSHF sets the TXRDY flag, which indicates that SCITD is ready to be loaded with another byte of data.  <b>Note:</b> If TX INT ENA is set, this data transfer also causes an interrupt.

**NOTE:** Data written to the SCITD register that is fewer than eight bits long must be right justified, but it does not need to be padded with leading zeros.

### 26.13.14 SCI Pin I/O Control Register 0 (SCIPIO0)

[Figure 26-42](#) and [Table 26-28](#) illustrate this register.

**Figure 26-42. SCI Pin I/O Control Register 0 (SCIPIO0) [offset = 3Ch]**

31	Reserved		8
	R-0		
7	3	2	1 0
	Reserved	TX FUNC	RX FUNC Reserved
	R-0		R/W-0 R/W-0 R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-28. SCI Pin I/O Control Register 0 (SCIPIO0) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX FUNC	0	Transfer function. This bit is effective in LIN or SCI mode. This bit defines the function of pin LINTX.
		1	LINTX is a general-purpose digital I/O pin.
1	RX FUNC	0	Receive function. This bit is effective in LIN or SCI mode. This bit defines the function of pin LINRX.
		1	LINRX is a general-purpose digital I/O pin.
0	Reserved	0	Read returns 0. Writes have no effect.

### 26.13.15 SCI Pin I/O Control Register 1 (SCIPIO1)

Figure 26-43 and Table 26-29 illustrate this register.

**Figure 26-43. SCI Pin I/O Control Register 1 (SCIPIO1) [offset = 40h]**

31	Reserved				8
R-0					
7	Reserved	3	2	1	0
R-0		R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-29. SCI Pin I/O Control Register 1 (SCIPIO1) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX DIR	0	Transmit pin direction. This bit is effective in LIN or SCI mode. This bit determines the data direction on the LINTX pin if it is configured with general-purpose I/O functionality (TX FUNC = 0). See <a href="#">Table 26-30</a> for the LINTX pin control with this bit and others.
			LINTX is a general-purpose input pin.
		1	LINTX is a general-purpose output pin.
1	RX DIR	0	Receive pin direction. This bit is effective in LIN or SCI mode. This bit determines the data direction on the LINRX pin if it is configured with general-purpose I/O functionality (RX FUNC = 0). See <a href="#">Table 26-31</a> for the LINRX pin control with this bit and others.
			LINRX is a general-purpose input pin.
		1	LINRX is a general-purpose output pin.
0	Reserved	0	Read returns 0. Writes have no effect.

**Table 26-30. LINTX Pin Control**

Function	TX IN <sup>(1)</sup>	TX OUT	TX FUNC	TX DIR
LINTX	X	X	1	X
General purpose input	X	X	0	0
General purpose output, high	X	1	0	1
General purpose output, low	X	0	0	1

<sup>(1)</sup> TX IN is a read-only bit. Its value always reflects the level of the SCITX pin.

**Table 26-31. LINRX Pin Control**

Function	RX IN <sup>(1)</sup>	RX OUT	RX FUNC	RX DIR
LINRX	X	X	1	X
General purpose input	X	X	0	0
General purpose output, high	X	1	0	1
General purpose output, low	X	0	0	1

<sup>(1)</sup> RX IN is a read-only bit. Its value always reflects the level of the SCIRX pin.

### 26.13.16 SCI Pin I/O Control Register 2 (SCIPIO2)

Figure 26-44 and Table 26-32 illustrate this register.

**Figure 26-44. SCI Pin I/O Control Register 2 (SCIPIO2) [offset = 44h]**

31	Reserved				8
	R-0				
7	3	2	1	0	
	Reserved		TX IN	R-X	RX IN Reserved
	R-0		R-X	R-X	R-X

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = Indeterminate

**Table 26-32. SCI Pin I/O Control Register 2 (SCIPIO2) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX IN	0	Transmit pin in. This bit is effective in LIN or SCI mode. This bit contains the current value on the LINTX pin.
		1	The LINTX pin is at logic low (0). The LINTX pin is at logic high (1).
1	RX IN	0	Receive pin in. This bit is effective in LIN or SCI mode. This bit contains the current value on the LINRX pin.
		1	The LINRX pin is at logic low (0). The LINRX pin is at logic high (1).
0	Reserved		Writes have no effect.

### 26.13.17 SCI Pin I/O Control Register 3 (SCIPIO3)

Figure 26-45 and Table 26-33 illustrate this register.

**Figure 26-45. SCI Pin I/O Control Register 3 (SCIPIO3) [offset = 48h]**

31	Reserved				8
R-0					
7	Reserved	3	2	1	0
R-0		TX OUT	RX OUT	Reserved	R-0
R/W-0					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-33. SCI Pin I/O Control Register 3 (SCIPIO3) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX OUT	0	Transmit pin out. This bit is effective in LIN or SCI mode. This pin specifies the logic to be output on pin LINTX if the following conditions are met: <ul style="list-style-type: none"> <li>TX FUNC = 0 (LINTX pin is a general-purpose I/O.)</li> <li>TX DIR = 1 (LINTX pin is a general-purpose output.)</li> </ul> See <a href="#">Table 26-30</a> for an explanation of this bit's effect in combination with other bits.
		0	The output on the LINTX is at logic low (0).
		1	The output on the LINTX pin is at logic high (1). (Output voltage is $V_{OH}$ or higher if TXPDR = 0 and output is in high impedance state if TXPDR = 1)
1	RX OUT	0	Receive pin out. This bit is effective in LIN or SCI mode. This bit specifies the logic to be output on pin LINRX if the following conditions are met: <ul style="list-style-type: none"> <li>RX FUNC = 0 (LINRX pin is a general-purpose I/O.)</li> <li>RX DIR = 1 (LINRX pin is a general-purpose output.)</li> </ul> See <a href="#">Table 26-31</a> for an explanation of this bit's effect in combination with the other bits.
		0	The output on the LINRX pin is at logic low (0).
		1	The output on the LINRX pin is at logic high (1). (Output voltage is $V_{OH}$ or higher if RXPDR = 0, and output is in high impedance state if RXPDR = 1)
0	Reserved	0	Read returns 0. Writes have no effect.

### 26.13.18 SCI Pin I/O Control Register 4 (SCIPIO4)

Figure 26-46 and Table 26-34 illustrate this register.

**Figure 26-46. SCI Pin I/O Control Register 4 (SCIPIO4) [offset = 4Ch]**

31	Reserved				8
	R-0				
7	3	2	1	0	
	Reserved		TX SET	R/W-0	R/W-0
	R-0			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-34. SCI Pin I/O Control Register 4 (SCIPIO4) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX SET	0	Transmit pin set. This bit is effective in LIN or SCI mode. This bit sets the logic to be output on pin LINTX if the following conditions are met: <ul style="list-style-type: none"><li>• TX FUNC = 0 (LINTX pin is a general-purpose I/O.)</li><li>• TX DIR = 1 (LINTX pin is a general-purpose output.)</li></ul> See <a href="#">Table 26-30</a> for an explanation of this bit's effect in combination with other bits.
		0	<i>Read:</i> The output on LINTX is at logic low (0). <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read and write:</i> The output on LINTX is at logic high (1).
1	RX SET	0	Receive pin set. This bit is effective in LIN or SCI mode. This bit sets the data to be output on pin LINRX if the following conditions are met: <ul style="list-style-type: none"><li>• RX FUNC = 0 (LINRX pin is a general-purpose I/O.)</li><li>• RX DIR = 1 (LINRX pin is a general-purpose output.)</li></ul> See <a href="#">Table 26-31</a> for an explanation of this bit's effect in combination with the other bits.
		0	<i>Read:</i> The output on LINRX is at logic low (0). <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read and write:</i> The output on LINRX is at logic high (1).
0	Reserved	0	Read returns 0. Writes have no effect.

### 26.13.19 SCI Pin I/O Control Register 5 (SCIPIO5)

Figure 26-47 and Table 26-35 illustrate this register.

**Figure 26-47. SCI Pin I/O Control Register 5 (SCIPIO5) [offset = 50h]**

31	Reserved				8
	R-0				
7	3	2	1	0	
	Reserved		TX CLR	R/W-0	RX CLR R/W-0 R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-35. SCI Pin I/O Control Register 5 (SCIPIO5) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX CLR	0	Transmit pin clear. This bit is effective in LIN or SCI mode. This bit clears the logic to be output on pin LINTX if the following conditions are met: <ul style="list-style-type: none"><li>• TX FUNC = 0 (LINTX pin is a general-purpose I/O.)</li><li>• TX DIR = 1 (LINTX pin is a general-purpose output.)</li></ul>
		0	<i>Read:</i> The output on LINTX is at logic low (0). <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The output on LINTX is at logic high (1). <i>Write:</i> The output on LINTX is at logic low (0).
1	RX CLR	0	Receive pin clear. This bit is effective in LIN or SCI mode. This bit clears the logic to be output on pin LINRX if the following conditions are met: <ul style="list-style-type: none"><li>• RX FUNC = 0 (LINRX pin is a general-purpose I/O.)</li><li>• RX DIR = 1 (LINRX pin is a general-purpose output.)</li></ul>
		0	<i>Read:</i> The output on LINRX is at logic low (0). <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The output on LINRX is at logic high (1). <i>Write:</i> The output on LINRX is at logic low (0).
0	Reserved	0	Read returns 0. Writes have no effect.

### 26.13.20 SCI Pin I/O Control Register 6 (SCIPIO6)

Figure 26-48 and Table 26-36 illustrate this register.

**Figure 26-48. SCI Pin I/O Control Register 6 (SCIPIO6) [offset = 54h]**

31	Reserved				8
	R-0				
	3	2	1	0	
	Reserved	TX FUNC	RX FUNC	Reserved	
	R-0	R/W-0	R/W-0	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-36. SCI Pin I/O Control Register 6 (SCIPIO6) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX PDR	0	Transmit pin open drain enable. This bit is effective in LIN or SCI mode. This bit enables open-drain capability in the output pin LINTX if the following conditions are met: <ul style="list-style-type: none"> <li>TX FUNC = 0 (LINTX pin is a general-purpose I/O.)</li> <li>TX DIR = 1 (LINTX pin is a general-purpose output.)</li> </ul>
		0	Open drain functionality is disabled; the output voltage is $V_{OL}$ or lower if TXOUT =0 and $V_{OH}$ or higher if TXOUT =1.
		1	Open drain functionality is enabled; the output voltage is $V_{OL}$ or lower if TXOUT =0 and high impedance if TXOUT =1.
1	RX PDR	0	Receive pin open train enable. This bit is effective in LIN or SCI mode. This bit enables open-drain capability in the output pin LINRX if the following conditions are met: <ul style="list-style-type: none"> <li>RX FUNC = 0 (LINRX pin is a general-purpose I/O.)</li> <li>RX DIR = 1 (LINRX pin is a general-purpose output.)</li> </ul>
		0	Open drain functionality is disabled; the output voltage is $V_{OL}$ or lower if RXOUT =0 and $V_{OH}$ or higher if RXOUT =1.
		1	Open drain functionality is enabled; the output voltage is $V_{OL}$ or lower if RXOUT =0 and high impedance if RXOUT =1.
0	Reserved	0	Read returns 0. Writes have no effect.

### 26.13.21 SCI Pin I/O Control Register 7 (SCIPIO7)

Figure 26-49 and Table 26-37 illustrate this register.

**Figure 26-49. SCI Pin I/O Control Register 7 (SCIPIO7) [offset = 58h]**

31	Reserved				8
R-0					
7	Reserved	3	2	1	0
	R-0	TX PD	R/W-n	R/W-n	R-n

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset. Refer to the Terminal Functions in the device datasheet for default pin settings.

**Table 26-37. SCI Pin I/O Control Register 7 (SCIPIO7) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX PD	0	Transmit pin pull control disable. This bit is effective in LIN or SCI mode. This bit disables pull control capability on the input pin LINTX.
		0	The pull control on the LINTX pin is enabled.
		1	The pull control on the LINTX pin is disabled.
1	RX PD	0	Receive pin pull control disable. This bit is effective in LIN or SCI mode. This bit disables pull control capability on the input pin LINRX.
		0	Pull control on the LINRX pin is enabled.
		1	Pull control on the LINRX pin is disabled.
0	Reserved		Writes have no effect.

### 26.13.22 SCI Pin I/O Control Register 8 (SCIPIO8)

Figure 26-50 and Table 26-38 illustrate this register.

**Figure 26-50. SCI Pin I/O Control Register 8 (SCIPIO8) [offset = 5Ch]**

31	Reserved				8
R-0					
7	Reserved	3	2	1	0
	R-0	TX PSL	R/W-n	R/W-n	R-n

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset. Refer to the Terminal Functions in the device datasheet for default pin settings.

**Table 26-38. SCI Pin I/O Control Register 8 (SCIPIO8) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX PSL	0	TX pin pull select. This bit is effective in LIN or SCI mode. This bit selects pull type in the input pin LINTX.
		0	The LINTX pin is a pull down.
		1	The LINTX pin is a pull up.
1	RX PSL	0	RX pin pull select. This bit is effective in LIN or SCI mode. This bit selects pull type in the input pin LINRX.
		0	The LINRX pin is a pull down.
		1	The LINRX pin is a pull up.
0	Reserved		Writes have no effect.

### 26.13.23 LIN Compare Register (LINCOMPARE)

Figure 26-51 and Table 26-39 illustrate this register.

**Figure 26-51. LIN Compare Register (LINCOMPARE) [offset = 60h]**

31	Reserved								16
R-0									
15	Reserved	10	9	8	7	3	2	0	
R-0		SDEL		Reserved		R-0		SBREAK	RWP-0

LEGEND: R/W = Read/Write; R = Read only; RWP = Read/Write in privileged mode only; -n = value after reset

**Table 26-39. LIN Compare Register (LINCOMPARE) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Read returns 0. Writes have no effect.
9-8	SDEL	0	2-bit synch delimiter compare. These bits are effective in LIN mode only. These bits are used to configure the number of $T_{bit}$ for the synch delimiter in the synch field. The default value is 00. The formula to program the value (in $T_{bits}$ ) for the synchronization delimiter is: $T_{SDEL} = (SDEL + 1) T_{bit}$ 0 The synch delimiter has 1 $T_{bit}$ . 1h The synch delimiter has 2 $T_{bit}$ . 2h The synch delimiter has 3 $T_{bit}$ . 3h The synch delimiter has 4 $T_{bit}$ .
7-3	Reserved	0	Read returns 0. Writes have no effect.
2-0	SBREAK	0	Synch break extend. These bits are effective in LIN mode only. These bits are used to configure the number of $T_{bit}$ for the synch break to extend the minimum 13 $T_{bit}$ break field to a maximum of 20 $T_{bit}$ long. Note: The default value is 0x0, which adds nothing to the automatically generated SYNCH BREAK. The formula to program the value (in $T_{bits}$ ) for the SYNCH BREAK is: $T_{SYNBRK} = 13T_{bit} + SBREAK \times T_{bit}$ 0 The synch break has no additional $T_{bit}$ . 1h The synch break has 1 additional $T_{bit}$ . 2h The synch break has 2 additional $T_{bit}$ . 3h The synch break has 3 additional $T_{bit}$ . 4h The synch break has 4 additional $T_{bit}$ . 5h The synch break has 5 additional $T_{bit}$ . 6h The synch break has 6 additional $T_{bit}$ . 7h The synch break has 7 additional $T_{bit}$ .

### 26.13.24 LIN Receive Buffer 0 Register (LINRD0)

Figure 26-52 and Table 26-40 illustrate this register.

**Figure 26-52. LIN Receive Buffer 0 Register (LINRD0) [offset = 64h]**

31	24	23	16
	RD0		RD1
	R-0		R-0
15	8	7	0
	RD2		RD3
	R-0		R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-40. LIN Receive Buffer 0 Register (LINRD0) Field Descriptions**

Bit	Field	Value	Description
31-24	RD0	0-FFh	Receive buffer 0. Byte 0 of the response data byte. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy bit field according to the number of bytes received. A read of this byte clears the RXDY byte. <b>Note:</b> RD<x-1> is equivalent to data byte <x> of the LIN frame.
23-16	RD1	0-FFh	Receive buffer 1. Byte 1 of the response data byte. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received.
15-8	RD2	0-FFh	Receive buffer 2. Byte 2 of the response data byte. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received.
7-0	RD3	0-FFh	Receive buffer 3. Byte 3 of the response data byte. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding RDy register according to the number of bytes received.

### 26.13.25 LIN Receive Buffer 1 Register (LINRD1)

Figure 26-53 and Table 26-41 illustrate this register.

**Figure 26-53. LIN Receive Buffer 1 Register (RD1) [offset = 68h]**

31	24	23	16
	RD4		RD5
	R-0		R-0
15	8	7	0
	RD6		RD7
	R-0		R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-41. LIN Receive Buffer 1 Register (RD1) Field Descriptions**

Bit	Field	Value	Description
31-24	RD4	0-FFh	Receive buffer 4. Byte 4 of the response data byte. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding register according to the number of bytes received. <b>Note:</b> RD<x-1> is equivalent to data byte <x> of the LIN frame.
23-16	RD5	0-FFh	Receive buffer 5. Byte 5 of the response data byte. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding register according to the number of bytes received.
15-8	RD6	0-FFh	Receive buffer 6. Byte 6 of the response data byte. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding register according to the number of bytes received.
7-0	RD7	0-FFh	Receive buffer 7. Byte 7 of the response data byte. Each response data-byte that is received in the SCIRXSHFT register is transferred to the corresponding register according to the number of bytes received.

### 26.13.26 LIN Mask Register (LINMASK)

Figure 26-54 and Table 26-42 illustrate this register.

**Figure 26-54. LIN Mask Register (LINMASK) [offset = 6Ch]**

31	24	23	16
Reserved		RX ID MASK	
R-0			R/WL-0
15	8	7	0
Reserved		TX ID MASK	
R-0			R/WL-0

LEGEND: R/W = Read/Write; R = Read only; WL = Write in LIN mode only; -n = value after reset

**Table 26-42. LIN Mask Register (LINMASK) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reads return 0. Writes have no effect.
23-16	RX ID MASK	0-FFh	Receive ID mask. These bits are effective in LIN mode only. This 8-bit mask is used for filtering an incoming ID message and comparing it to the ID-byte. A compare match of the received ID with the RX ID mask will set the ID RX flag and trigger an ID interrupt if enabled (SET ID INT in SCISETINT). A 0 bit in the mask indicates that bit is compared to the ID-byte. A 1 bit in the mask indicates that bit is filtered and therefore is not used in the compare.
15-8	Reserved	0	Reads return 0. Writes have no effect.
7-0	TX ID MASK	0-FFh	Transmit ID mask. These bits are effective in LIN mode only. This 8-bit mask is used for filtering an incoming ID message and comparing it to the ID-byte. A compare match of the received ID with the TX ID mask will set the ID TX flag and trigger an ID interrupt if enabled (SET ID INT in SCISETINT). A 0 bit in the mask indicates that bit is compared to the ID-byte. A 1 bit in the mask indicates that bit is filtered and therefore is not used for the compare.

### 26.13.27 LIN Identification Register (LINID)

Figure 26-55 and Table 26-43 illustrate this register.

**Figure 26-55. LIN Identification Register (LINID) [offset = 70h]**

31	24	23	16
Reserved			RECEIVED ID
R-0			R-0
15	8	7	0
ID-SlaveTask BYTE			ID BYTE
R/WL-0			R/WL-0

LEGEND: R/W = Read/Write; R = Read only; WL = Write in LIN mode only; -n = value after reset

**Table 26-43. LIN Identification Register (LINID) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reads return 0. Writes have no effect.
23-16	RECEIVED ID	0-FFh	Received identification. These bits are effective in LIN mode only. This byte contains the current message identifier. During header reception the received ID is copied from the SCIRXSHF register to this byte if there is no ID-parity error and there has been an RX/TX match.
15-8	ID-SLAVETASK BYTE	0-FFh	ID-SlaveTask Byte. These bits are effective in LIN mode only. This field contains the identifier to which the received ID of an incoming header will be compared to decide whether a receive response, a transmit response, or no action needs to be performed by the LIN node when a header with that particular ID is received.
7-0	ID BYTE	0-FFh	ID byte. This field is effective in LIN mode only. This byte is the LIN mode message ID. On a master node, a write to this register by the CPU initiates a header transmission. For a slave task, this byte is used for message filtering when HGENCTRL = 0.

**NOTE:** For software compatibility with future LIN modules the HGEN CTRL bit must be set to 1, the RX ID MASK must be set to FFh and the TX ID MASK must be set to FFh.

### 26.13.28 LIN Transmit Buffer 0 Register(LINTD0)

Figure 26-56 and Table 26-44 illustrate this register.

**Figure 26-56. LIN Transmit Buffer 0 Register (LINTD0) [offset = 74h]**

31	24	23	16
	TD0		TD1
	R/W-0		R/W-0
15	8	7	0
	TD2		TD3
	R/W-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-44. LIN Transmit Buffer 0 Register (LINTD0) Field Descriptions**

Bit	Field	Value	Description
31-24	TD0	0-FFh	8-Bit transmit buffer 0. Byte 0 to be transmitted is written into this register and then copied to SCITXSHF for transmission. Once byte 0 is written in TD0 buffer, transmission will be initiated. <b>Note: TD&lt;x-1&gt; is equivalent to data byte &lt;x&gt; of the LIN frame.</b>
23-16	TD1	0-FFh	8-Bit transmit buffer 1. Byte 1 to be transmitted is written into this register and then copied to SCITXSHF for transmission.
15-8	TD2	0-FFh	8-Bit transmit buffer 2. Byte 2 to be transmitted is written into this register and then copied to SCITXSHF for transmission.
7-0	TD3	0-FFh	8-Bit transmit buffer 3. Byte 3 to be transmitted is written into this register and then copied to SCITXSHF for transmission.

### 26.13.29 LIN Transmit Buffer 1 Register (LINTD1)

Figure 26-57 and Table 26-45 illustrate this register.

**Figure 26-57. LIN Transmit Buffer 1 Register (LINTD1) [offset = 78h]**

31	24	23	16
	TD4		TD5
	R/W-0		R/W-0
15	8	7	0
	TD6		TD7
	R/W-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 26-45. LIN Transmit Buffer 1 Register (LINTD1) Field Descriptions**

Bit	Field	Value	Description
31-24	TD4	0-FFh	8-Bit transmit buffer 4. Byte 4 to be transmitted is written into this register and then copied to SCITXSHF for transmission. <b>Note: TD&lt;x-1&gt; is equivalent to data byte &lt;x&gt; of the LIN frame.</b>
23-16	TD5	0-FFh	8-Bit transmit buffer 5. Byte 5 to be transmitted is written into this register and then copied to SCITXSHF for transmission.
15-8	TD6	0-FFh	8-Bit transmit buffer 6. Byte 6 to be transmitted is written into this register and then copied to SCITXSHF for transmission.
7-0	TD7	0-FFh	8-Bit transmit buffer 7. Byte 7 to be transmitted is written into this register and then copied to SCITXSHF for transmission.

### 26.13.30 Maximum Baud Rate Selection Register (MBRS)

Figure 26-58 and Table 26-46 illustrate this register.

**Figure 26-58. Maximum Baud Rate Selection Register (MBRS) [offset = 7Ch]**

31															16
Reserved															R-0
15															0
Reserved		MBR													
R-0	R/WL-0	R/WL-1	R/WL-1	R/WL-0	R/WL-1	R/WL-1	R/WL-0	R/WL-1	R/WL-0	R/WL-1	R/WL-1	R/WL-0	R/WL-0	R/WL-0	R/WL-0

LEGEND: R/W = Read/Write; R = Read only; WL = Write in LIN mode only; -n = value after reset

**Table 26-46. Maximum Baud Rate Selection Register (MBRS) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Read returns 0. Writes have no effect.
12-0	MBR	0-1FFFh	<p>Maximum baud rate prescaler. This bit is effective in LIN mode only. This 13-bit prescaler is used during the synchronization phase (see <a href="#">Section 26.7.5.2</a>) of a slave module if the ADAPT bit is set. In this way, a SCI/LIN slave using an automatic or select bit rate modes detects any LIN bus legal rate automatically.</p> <p>The MBR value should be programmed to allow a maximum baud rate that is not more than 10% above the expected operating baud rate in the LIN network. Otherwise, a 0x00 data byte could mistakenly be detected as a sync break.</p> <p>The default value for a 70Mhz VCLK is 0xDAC.</p> <p>This MBR prescaler is used by the wake-up and idle time counters for a constant expiration time relative to a 20 kHz rate.</p> $\text{MBR} = \frac{0.9 \times \text{VCLK}}{\text{maxbaudrate}}$ <span style="float: right;">(55)</span>

### 26.13.31 Input/Output Error Enable (IODFTCTRL) Register

All the bits in the IODFTCTRL register are used in IODFT (I/O design for test) mode only. [Figure 26-59](#) and [Table 26-47](#) illustrate this register. After the basic SCI/LIN module configuration, enable the required Error mode to be created followed by IODFT Key enable.

**Figure 26-59. Input/Output Error Enable Register (IODFTCTRL) [offset = 90h]**

31	30	29	28	27	26	25	24
BEN	PBEN	CEN	ISFE	Reserved	FEN	PEN	BRKDTENA
R/WL-0	R/WL-0	R/WL-0	R/WL-0	R-0	R/W-0	R/WC-0	R/WC-0
23		21	20	19	18		16
Reserved		PIN SAMPLE MASK		TX SHIFT			
	R-0		R/W-0		R/W-0		
15		12	11				8
Reserved			IODFTENA				
	R-0			R/WP-5h			
7				2	1	0	
Reserved				R/WP-0	R/WP-0	R/WP-0	
	R-0						

LEGEND: R/W = Read/Write; R = Read only; WL = Write in LIN mode only; WC = Write in SCI-compatible mode only; WP = Write in privilege mode only; -n = value after reset

- 
- NOTE:**
- 1) All the bits are used in IODFT mode only.
  - 2) Each IODFT are expected to be checked individually.
  - 3) ISFE Error will not be Flagged during IODFT mode.
- 

**Table 26-47. Input/Output Error Enable Register (IODFTCTRL) Field Descriptions**

Bit	Field	Value	Description
31	BEN	0	Bit error enable. This bit is effective in LIN mode only. This bit is used to create a bit error. No bit error is created.
		1	The bit received is ORed with 1 and passed to the bit monitor circuitry.
30	PBEN	0	Physical bus error enable. This bit is effective in LIN mode only. This bit is used to create a physical bus error. No error is created.
		1	The bit received during synch break field transmission is ORed with 1 and passed to the bit monitor circuitry.
29	CEN	0	Checksum error enable. This bit is effective in LIN mode only. This bit is used to create a checksum error. No error is created.
		1	The polarity of the CTYPE (checksum type) in the receive checksum calculator is changed so that a checksum error is occurred.
28	ISFE	0	Inconsistent synch field (ISF) error enable. This bit is effective in LIN mode only. This bit is used to create an ISF error. No error is created.
		1	The bit widths in the synch field are varied so that the ISF check fails and the error flag is set.
27	Reserved	0	Read returns 0. Writes have no effect.
26	FEN	0	Frame error enable. This bit is used to create a frame error. No error is created.
		1	The stop bit received is ANDed with 0 and passed to the stop bit check circuitry.

**Table 26-47. Input/Output Error Enable Register (IODFTCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
25	PEN	0 1	Parity error enable. This bit is effective in SCI-compatible mode only. This bit is used to create a parity error. No parity error occurs. The parity bit received is toggled so that a parity error occurs.
24	BRKD TENA	0 1	Break detect error enable. This bit is effective in SCI-compatible mode only. This bit is used to create a BRKDT error. No error is created. The stop bit of the frame is ANDed with 0 and passed to the RSM so that a frame error occurs. Then the RX pin is forced to continuous low for $10 T_{BITS}$ so that a BRKDT error occurs.
32-21	Reserved	0	Read returns 0. Writes have no effect.
20-19	PIN SAMPLE MASK	0 1h 2h 3h	Pin sample mask. These bits define the sample number at which the TX pin value that is being transmitted will be inverted to verify the receive pin samples majority detection circuitry. <b>Note:</b> In IODFT mode testing for pin_sample mask must be done with prescalar P programmed greater than 2 ( $P > 2$ ). No mask is used. Invert the TX Pin value at TBIT_CENTER. Invert the TX Pin value at TBIT_CENTER + SCLK. Invert the TX Pin value at TBIT_CENTER + 2 SCLK.
18-16	TX SHIFT	0 1h 2h 3h 4h 5h 6h 7h	Transmit shift. These bits define the amount by which the value on TX pin is delayed so that the value on the RX pin is asynchronous. This feature is not applicable to the start bit. No delay occurs. The value is delayed by 1 SCLK. The value is delayed by 2 SCLK. The value is delayed by 3 SCLK. The value is delayed by 4 SCLK. The value is delayed by 5 SCLK. The value is delayed by 6 SCLK. The value is delayed by 7 SCLK.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	IODFTENA	Ah All Others	IODFT enable key. Write access permitted in Priviledge mode only. IODFT is enabled. IODFT is disabled.
7-2	Reserved	0	Read returns 0. Writes have no effect.
1	LPBENA	0 1	Module loopback enable. Write access permitted in Priviledge mode only. <b>Note:</b> In analog loopback mode the complete communication path through the I/Os can be tested, whereas in digital loopback mode the I/O buffers are excluded from this path. Digital loopback is enabled. Analog loopback is enabled in module I/O DFT mode when IODFTENA = 1010.
0	RXPENA	0 1	Module analog loopback through receive pin enable. Write access permitted in Priviledge mode only. This bit defines whether the I/O buffers for the transmit or the receive pin are included in the communication path (in analog loopback mode). Analog loopback through the transmit pin is enabled. Analog loopback through the receive pin is enabled.


## 26.14 GPIO Functionality

The following sections apply to all device pins that can be configured as functional or general-purpose I/O pins.

### 26.14.1 GPIO Functionality

Figure 26-60 illustrates the GPIO functionality.

**Figure 26-60. GPIO Functionality**



### 26.14.2 Under Reset

The following apply if a device is under reset:

- Pull control. The reset pull control on the pins is enabled or disabled depending on a device-specific option. This feature is configurable for each module separately.
- Input buffer. The input buffer is enabled.
- Output buffer. The output buffer is disabled.

### 26.14.3 Out of Reset

The following apply if the device is out of reset:

- Pull control. The pull control is enabled by clearing the PD (pull control disable) bit in the SCPI07 register ([Section 26.13.21](#)). In this case, if the PSL (pull select) bit in the SCPI08 register ([Section 26.13.22](#)) is set, the pin will have a pull-up. If the PSL bit is cleared, the pin will have a pull-down. If the PD bit is set in the control register, there is no pull-up or pull-down on the pin.
- Input buffer. The input buffer is permanently enabled in this device.

---

**NOTE:** The pull-disable logic depends on the pin direction. It is independent of whether the device is in I/O or functional mode. If the pin is configured as output or transmit, then the pulls are disabled automatically.

- Output buffer. A pin can be driven as an output pin if the TX DIR bit is set in the pin direction control register (SCPI01; [Section 26.13.15](#)) AND the open-drain feature is not enabled in the SCPI06 register ([Section 26.13.20](#)).

### 26.14.4 Open-Drain Feature Enabled on a Pin

The following apply if the open-drain feature is enabled on a pin:

- The output buffer is enabled if a low signal is being driven on to the pin.
- The output buffer is disabled (the direction control signal DIR is internally forced low) if a high signal is being driven on to the pin.

---

**NOTE:** The open-drain feature is available only in I/O mode (SCPI00; [Section 26.13.14](#)).

### 26.14.5 Summary

The behavior of the input buffer, output buffer, and the pull control is summarized in [Table 26-48](#).

**Table 26-48. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins <sup>(1)</sup>**

Device under Reset?	Pin Direction (DIR) <sup>(2)</sup>	Pull Disable (PULDIS) <sup>(3)</sup>	Pull Select (PULSEL) <sup>(4)</sup>	Pull Control	Output Buffer	Input Buffer
Yes	X	X	X	Device- and module-specific	Disabled	Enabled
No	0	0	0	Pull down	Disabled	Enabled
No	0	0	1	Pull up	Disabled	Enabled
No	0	1	0	Disabled	Disabled	Enabled
No	0	1	1	Disabled	Disabled	Enabled
No	1	X	X	Disabled	Enabled	Enabled

<sup>(1)</sup> X = Don't care

<sup>(2)</sup> DIR = 0 for input, 1 for output

<sup>(3)</sup> PULDIS = 0 for enabling pull control= 1 for disabling pull control

<sup>(4)</sup> PULSEL= 0 for pull-down functionality= 1 for pull-up functionality

## ***Serial Communication Interface (SCI) Module***

---

---

This chapter contains the description of the serial communication interface (SCI) module.

Topic	Page
27.1 Introduction .....	1438
27.2 SCI Communication Formats .....	1440
27.3 SCI Interrupts .....	1445
27.4 SCI DMA Interface .....	1448
27.5 SCI Configurations .....	1449
27.6 SCI Low Power Mode .....	1450
27.7 SCI Control Registers .....	1452
27.8 GPIO Functionality .....	1482

## 27.1 Introduction

The SCI module is a universal asynchronous receiver-transmitter that implements the standard nonreturn to zero format. The SCI can be used to communicate, for example, through an RS-232 port or over a K-line.

### 27.1.1 SCI Features

The following are the features of the SCI module:

- Standard universal asynchronous receiver-transmitter (UART) communication
- Supports full- or half-duplex operation
- Standard nonreturn to zero (NRZ) format
- Double-buffered receive and transmit functions
- Supports two individually enabled interrupt lines: level 0 and level 1
- Configurable frame format of 3 to 13 bits per character based on the following:
  - Data word length programmable from one to eight bits
  - Additional address bit in address-bit mode
  - Parity programmable for zero or one parity bit, odd or even parity
  - Stop programmable for one or two stop bits
- Asynchronous or isosynchronous communication modes with no CLK pin
- Two multiprocessor communication formats allow communication between more than two devices
- Sleep mode is available to free CPU resources during multiprocessor communication and then wake up to receive an incoming message
- The 24-bit programmable baud rate supports  $2^{24}$  different baud rates provide high accuracy baud rate selection
- Capability to use Direct Memory Access (DMA) for transmit and receive data
- Four error flags and Five status flags provide detailed information regarding SCI events
- Two external pins: SCIRX and SCITX

---

**NOTE:** SCI module does not support UART Hardware Flow Control. This feature can be implemented in Software using a General Purpose I/O pin.

---

### 27.1.2 Block Diagram

Three Major components of the SCI Module are:

- Transmitter
- Baud Clock Generator
- Receiver

**Transmitter (TX)** contains two major registers to perform double buffering:

- The transmitter data buffer register (SCITD) contains data loaded by the CPU to be transferred to the shift register for transmission.
- The transmitter shift register (SCITXSHF) loads data from the data buffer (SCITD) and shifts data onto the SCITX pin, one bit at a time.

**Baud Clock Generator**

- A programmable baud generator produces a baud clock scaled from VBUSP CLK.


**Receiver (RX)** contains two major registers to perform double buffering:

- The receiver shift register (SCIRXSHF) shifts data in from the SCIRX pin one bit at a time and transfers completed data into the receive data buffer.
- The receiver data buffer register (SCIRD) contains received data transferred from the receiver shift register

The SCI receiver and transmitter are double-buffered, and each has its own separate enable and interrupt bits. The receiver and transmitter may each be operated independently or simultaneously in full duplex mode.

To ensure data integrity, the SCI checks the data it receives for breaks, parity, overrun, and framing errors. The bit rate (baud) is programmable to over 16 million different rates through a 24-bit baud-select register. [Figure 27-1](#) shows the detailed SCI block diagram.

**Figure 27-1. Detailed SCI Block Diagram**



## 27.2 SCI Communication Formats

The SCI module can be configured to meet the requirements of many applications. Because communication formats vary depending on the specific application, many attributes of the SCI are user configurable. The list below describes these configuration options:

- SCI Frame format
- SCI Timing modes
- SCI Baud rate
- SCI Multiprocessor modes

### 27.2.1 SCI Frame Formats

The SCI uses a programmable frame format. All frames consist of the following:

- One start bit
- One to eight data bits
- Zero or one address bit
- Zero or one parity bit
- One or two stop bits


The frame format for both the transmitter and receiver is programmable through the bits in the SCIGCR1 register. Both receive and transmit data is in nonreturn to zero (NRZ) format, which means that the transmit and receive lines are at logic high when idle. Each frame transmission begins with a start bit, in which the transmitter pulls the SCI line low (logic low). Following the start bit, the frame data is sent and received least significant bit first (LSB).

An address bit is present in each frame if the SCI is configured to be in address-bit mode but is not present in any frame if the SCI is configured for idle-line mode. The format of frames with and without the address bit is illustrated in [Figure 27-2](#).

A parity bit is present in every frame when the PARITY ENA bit is set. The value of the parity bit depends on the number of one bits in the frame and whether odd or even parity has been selected via the PARITY ENA bit. Both examples in [Figure 27-2](#) have parity enabled.

All frames include one stop bit, which is always a high level. This high level at the end of each frame is used to indicate the end of a frame to ensure synchronization between communicating devices. Two stop bits are transmitted if the STOP bit in SCIGCR1 register is set. The examples shown in [Figure 27-2](#) use one stop bit per frame.

**Figure 27-2. Typical SCI Data Frame Formats**



### 27.2.2 SCI Timing Mode

The SCI can be configured to use asynchronous or isosynchronous timing using TIMING MODE bit in SCIGCR1 register.

### 27.2.2.1 Asynchronous Timing Mode

The asynchronous timing mode uses only the receive and transmit data lines to interface with devices using the standard universal asynchronous receiver-transmitter (UART) protocol.

In the asynchronous timing mode, each bit in a frame has a duration of 16 SCI baud clock periods. Each bit therefore consists of 16 samples (one for each clock period). When the SCI is using asynchronous mode, the baud rates of all communicating devices must match as closely as possible. Receive errors result from devices communicating at different baud rates.


With the receiver in the asynchronous timing mode, the SCI detects a valid start bit if the first four samples after a falling edge on the SCIRX pin are of logic level 0. As soon as a falling edge is detected on SCIRX, the SCI assumes that a frame is being received and synchronizes itself to the bus.

To prevent interpreting noise as Start bit SCI expects SCIRX line to be low for at least four contiguous SCI baud clock periods to detect a valid start bit. The bus is considered idle if this condition is not met. When a valid start bit is detected, the SCI determines the value of each bit by sampling the SCIRX line value during the seventh, eighth, and ninth SCI baud clock periods. A majority vote of these three samples is used to determine the value stored in the SCI receiver shift register. By sampling in the middle of the bit, the SCI reduces errors caused by propagation delays and rise and fall times and data line noises.

[Figure 27-3](#) illustrates how the receiver samples a start bit and a data bit in asynchronous timing mode.

The transmitter transmits each bit for a duration of 16 SCI baud clock periods. During the first clock period for a bit, the transmitter shifts the value of that bit onto the SCITX pin. The transmitter then holds the current bit value on SCITX for 16 SCI baud clock periods.

**Figure 27-3. Asynchronous Communication Bit Timing**



### 27.2.2.2 Isosynchronous Timing Mode

In isosynchronous timing mode, each bit in a frame has a duration of exactly 1 baud clock period and therefore consists of a single sample. With this timing configuration, the transmitter and receiver are required to make use of the SCICLK pin to synchronize communication with other SCI. **This mode is not fully supported on this device because SCICLK pin is not available.**

### 27.2.3 SCI Baud Rate

The SCI has an internally generated serial clock determined by the peripheral VCLK and the prescalers BAUD. The SCI uses the 24-bit integer prescaler BAUD value of BRSR register to select the required baud rates.

In asynchronous timing mode, the SCI generates a baud clock according to the following formula:

$$\text{Asynchronous baud value} = \frac{\text{VBUSPCLK Frequency}}{16 \text{ BAUD} + 1}$$

For BAUD = 0,

$$\text{Asynchronous baud value} = \frac{\text{VCLK Frequency}}{32} \quad (56)$$

In isosynchronous timing mode, the SCI generates a baud clock according to the following formula:

$$\text{Isosynchronous baud value} = \frac{\text{VBUSPCLK Frequency}}{\text{BAUD} + 1}$$

For BAUD = 0,

$$\text{Isosynchronous baud value} = \frac{\text{VCLK Frequency}}{32} \quad (57)$$

#### **27.2.4 SCI Multiprocessor Communication Modes**

In some applications, the SCI may be connected to more than one serial communication device. In such a multiprocessor configuration, several frames of data may be sent to all connected devices or to an individual device. In the case of data sent to an individual device, the receiving devices must determine when they are being addressed. When a message is not intended for them, the devices can ignore the following data. When only two devices make up the SCI network, addressing is not needed, so multiprocessor communication schemes are not required.

SCI supports two multiprocessor Communication Modes which can be selected using COMM MODE bit:

- Idle-Line Mode
- Address Bit Mode

When the SCI is not used in a multiprocessor environment, software can consider all frames as data frames. In this case, the only distinction between the idle-line and address-bit modes is the presence of an extra bit (the address bit) in each frame sent with the address-bit protocol.

The SCI allows full-duplex communication where data can be sent and received via the transmit and receive pins simultaneously. However, the protocol used by the SCI assumes that only one device transmits data on the same bus line at any one time. No arbitration is done by the SCI.

---

**NOTE: Avoid Transmitting Simultaneously on the Same Serial Bus**

The system designer must ensure that devices connected to the same serial bus line do not attempt to transmit simultaneously. If two devices are transmitting different data, the resulting bus conflict could damage the device..

---

##### **27.2.4.1 Idle-Line Multiprocessor Modes**

In idle-line multiprocessor mode, a frame that is preceded by an idle period (10 or more idle bits) is an address frame. A frame that is preceded by fewer than 10 idle bits is a data frame. [Figure 27-4](#) illustrates the format of several blocks and frames with idle-line mode.

There are two ways to transmit an address frame using idle-line mode:

**Method 1:** In software, deliberately leave an idle period between the transmission of the last data frame of the previous block and the address frame of the new block.

**Method 2:** Configure the SCI to automatically send an idle period between the last data frame of the previous block and the address frame of the new block.

Although Method 1 is only accomplished by a delay loop in software, Method 2 can be implemented by using the transmit buffer and the TXWAKE bit in the following manner:

Step1 : Write a 1 to the TXWAKE bit.

Step2 : Write a dummy data value to the SCITD register. This triggers the SCI to begin the idle period as soon as the transmitter shift register is empty.


Step3 : Wait for the SCI to clear the TXWAKE flag.

Step4 : Write the address value to SCITD.

As indicated by Step 3, software should wait for the SCI to clear the TXWAKE bit. However, the SCI clears the TXWAKE bit at the same time it sets TXRDY (that is, transfers data from SCITD into SCITXSHF). Therefore, if the TX INT ENA bit is set, the transfer of data from SCITD to SCITXSHF causes an interrupt to be generated at the same time that the SCI clears the TXWAKE bit. If this interrupt method is used, software is not required to poll the TXWAKE bit waiting for the SCI to clear it.

When idle-line multiprocessor communications are used, software must ensure that the idle time exceeds 10 bit periods before addresses (using one of the methods mentioned above), and software must also ensure that data frames are written to the transmitter quickly enough to be sent without a delay of 10 bit periods between frames. Failure to comply with these conditions will result in data interpretation errors by other devices receiving the transmission.

**Figure 27-4. Idle-Line Multiprocessor Communication Format**




### 27.2.4.2 Address-Bit Multiprocessor Mode

In the address-bit protocol, each frame has an extra bit immediately following the data field called an address bit. A frame with the address bit set to 1 is an address frame; a frame with the address bit set to 0 is a data frame. The idle period timing is irrelevant in this mode. [Figure 27-5](#) illustrates the format of several blocks and frames with the address-bit mode.

When address-bit mode is used, the value of the TXWAKE bit is the value sent as the address bit. To send an address frame, software must set the TXWAKE bit. This bit is cleared as the contents of the SCITD are shifted from the TXWAKE register so that all frames sent are data except when the TXWAKE bit is written as a 1.

No dummy write to SCITD is required before an address frame is sent in address-bit mode. The first byte written to SCITD after the TXWAKE bit is written to 1 is transmitted with the address bit set when address-bit mode is used.

**Figure 27-5. Address-Bit Multiprocessor Communication Format**




## 27.3 SCI Interrupts


The SCI module has two interrupt lines, level 0 and level 1, to the vectored interrupt manager (VIM) module (see [Figure 27-6](#)). Two offset registers SCIINTVECT0 and SCIINTVECT1 determine which flag triggered the interrupt according to the respective priority encoders. Each interrupt condition has a bit to enable/disable the interrupt in the SCISETINT and SCICLRINT registers respectively.

Each interrupt also has a bit that can be set as interrupt level 0 (INT0) or as interrupt level 1 (INT1). By default, interrupts are in interrupt level 0. SCISETINTLVL sets a given interrupt to level1. SCICLEARINTLVL resets a given interrupt level to the default level 0.

The interrupt vector registers SCIINTVECT0 and SCIINTVECT1 return the vector of the pending interrupt line INT0 or INT1. If more than one interrupt is pending, the interrupt vector register holds the highest priority interrupt.

**Figure 27-6. General Interrupt Scheme**



**Figure 27-7. Interrupt Generation for Given Flags**


### 27.3.1 Transmit Interrupt

To use transmit interrupt functionality, SET TX INT bit must be enabled and SET TX DMA bit must be cleared. The transmit ready (TXRDY) flag is set when the SCI transfers the contents of SCITD to the shift register, SCITXSHF. The TXRDY flag indicates that SCITD is ready to be loaded with more data. In addition, the SCI sets the TX EMPTY bit if both the SCITD and SCITXSHF registers are empty. If the SET TX INT bit is set, then a transmit interrupt is generated when the TXRDY flag goes high. Transmit Interrupt is not generated immediately after setting the SET TX INT bit unlike transmit DMA request. Transmit Interrupt is generated only after the first transfer from SCITD to SCITXSHF, that is first data has to be written to SCITD by the User before any interrupt gets generated. To transmit further data the user can write data to SCITD in the transmit Interrupt service routine.

Writing data to the SCITD register clears the TXRDY bit. When this data has been moved to the SCITXSHF register, the TXRDY bit is set again. The interrupt request can be suspended by setting the CLR TX INT bit; however, when the SET TX INT bit is again set to 1, the TXRDY interrupt is asserted again. The transmit interrupt request can be eliminated until the next series of values is written to SCITD, by disabling the transmitter via the TXENA bit, by a software reset SWnRST, or by a device hardware reset.

### 27.3.2 Receive Interrupt

The receive ready (RXRDY) flag is set when the SCI transfers newly received data from SCIRXSHF to SCIRD. The RXRDY flag therefore indicates that the SCI has new data to be read. Receive interrupts are enabled by the SET RX INT bit. If the SET RX INT is set when the SCI sets the RXRDY flag, then a receive interrupt is generated. The received data can be read in the Interrupt Service routine.

On a device with both SCI and a DMA controller, the bits SET RX DMA ALL and SET RX DMA must be cleared to select interrupt functionality.

### 27.3.3 WakeUp Interrupt

SCI sets the WAKEUP flag if bus activity on the RX line either prevents power-down mode from being entered, or RX line activity causes an exit from power-down mode. If enabled (SET WAKEUP INT), wakeup interupt is triggered once WAKEUP flag is set.

### **27.3.4 Error Interrupts**

The following error detection features are supported with Interrupt by the SCI module:

- Parity errors (PE)
- Frame errors (FE)
- Break Detect errors (BRKDT)
- Overrun errors (OE)

If all of these errors (PE, FE, BRKDT, OE) are flagged, an interrupt for the flagged errors will be generated if enabled. A message is valid for both the transmitter and the receiver if there is no error detected until the end of the frame. Each of these flags is located in the receiver status (SCIFLR) register. Further details on these flags are explained in SCIFLR register description.

The SCI module supports following 7 interrupts as seen in [Table 27-1](#).

**Table 27-1. SCI Interrupts**

Offset <sup>(1)</sup>	Interrupt
0	Reserved
1	Wakeup
2	Reserved
3	Parity error
4	Reserved
5	Reserved
6	Frame error
7	Break detect error
8	Reserved
9	Overrun error
10	Reserved
11	Receive
12	Transmit
13 - 15	Reserved

<sup>(1)</sup> Offset 1 is the highest priority. Offset 16 is the lowest priority.

## 27.4 SCI DMA Interface

DMA requests for receive (RXDMA request) and transmit (TXDMA request) are available for the SCI module. Refer to the DMA module chapter for DMA module configurations.

### 27.4.1 Receive DMA Requests

This DMA functionality is enabled/disabled by the CPU using the SET RX DMA/CLR RX DMA bits, respectively.

The receiver DMA request is set when a frame is received successfully and DMA functionality has been previously enabled. The RXRDY flag is set when the SCI transfers newly received data from the SCIRXSHF register to the SCIRD buffer. The RXRDY flag therefore indicates that the SCI has new data to be read. Receive DMA requests are enabled by the SET RX INT bit.

Parity, overrun, break detect, wake-up, and framing errors generate an error interrupt request immediately upon detection, if enabled, even if the device is in the process of a DMA data transfer. The DMA transfer is postponed until the error interrupt is served. The error interrupt can delete this particular DMA request by reading the receive buffer.

In multiprocessor mode, the SCI can generate receiver interrupts for address frames and DMA requests for data frames. This is controlled by an extra select bit SET RX DMA ALL.

If the SET RX DMA ALL bit is set and the SET RX DMA bit is set when the SCI sets the RXRDY flag, then a receive DMA request is generated for address and data frames.

If the SET RX DMA ALL bit is cleared and the SET RX DMA bit is set when the SCI sets the RXRDY flag upon receipt of a data frame, then a receive DMA request is generated. Receive interrupt requests are generated for address frames.

In multiprocessor mode with the SLEEP bit set, no DMA is generated for received data frames. The software must clear the SLEEP bit before data frames can be received. [Table 27-2](#) specifies the bit values for DMA requests in multiprocessor modes.

**Table 27-2. DMA and Interrupt Requests in Multiprocessor Modes**

SET RX INT	SET RX DMA	SET RX DMA ALL	ADDR FRAME INT	ADDR FRAME DMA	DATA FRAME INT	DATA FRAME DMA
0	0	x	N	N	N	N
0	1	0	Y	N	N	Y
0	1	1	N	Y	N	Y
1	0	x	Y	N	Y	N
1	1	0	Y	N	Y	Y
1	1	1	Y	Y	Y	Y

In multiprocessor mode, the SCI can generate receiver interrupts for address frames and DMA requests for data frames or DMA requests for both. This is controlled by the SET RX DMA ALL bit.

In multiprocessor mode with the SLEEP bit set, no DMA is generated for received data frames. The software must clear the SLEEP bit before data frames can be received.

### 27.4.2 Transmit DMA Requests

DMA functionality is enabled/disabled by the CPU with SET TX DMA/CLR TX DMA bits, respectively.

The TXRDY flag is set when the SCI transfers the contents of SCITD to SCITXSHF. The TXRDY flag indicates that SCITD is ready to be loaded with more data. In addition, the SCI sets the TX EMPTY bit if both the SCITD and SCITXSHF registers are empty.

Transmit DMA requests are enabled by the setting SET TX DMA and SET TX INT bits.

If the SET TX DMA bit is set, then a TX DMA request is sent to the DMA when data is written to SCITD and TXRDY is set.

The DMA will write the first byte to the transmit buffer.

## 27.5 SCI Configurations

Before the SCI sends or receives data, its registers should be properly configured. Upon power-up or a system-level reset, each bit in the SCI registers is set to a default state. The registers are writable only after the RESET bit is set to 1. Of particular importance is the SWnRST bit. This active-low bit is initialized to 0 and keeps the SCI in a reset state until it is programmed to 1. Therefore, all SCI configuration should be completed before a 1 (one) is written to the SWnRST bit.

The following list details the configuration steps that software should perform prior to the transmission or reception of data. As long as SWnRST is held low the entire time that the SCI is being configured, the order in which the registers are programmed is not important.

- Enable SCI by setting RESET bit.
- Clear SWnRST to 0 before configuring the SCI.
- Select the desired frame format by programming SCIGCR1.
- Configure the SCIRX and SCITX pins for SCI functionality by setting the RX FUNC and TX FUNC bit.
- Select the baud rate to be used for communication by programming BRSR.
- Select internal clock by programming the CLOCK bit.
- Set the CONT bit to make SCI not to halt for an emulation breakpoint until its current reception or transmission is complete (this bit is used only in an emulation environment).
- Set LOOP BACK bit to connect the transmitter to the receiver internally (this feature is used to perform a self-test).
- Select the receiver enable RXENA bit if data is to be received.
- Select the transmit enable TXENA bit if data is to be transmitted.
- Set SWnRST to 1 after the SCI is configured.
- Perform Receive or Transmit data (see [Section 27.5.1](#) / [Section 27.5.2](#)).

### 27.5.1 Receiving Data

The SCI receiver is enabled to receive messages if the RX FUNC bit and the RXENA bit are set to 1. If the RX FUNC bit is not set, the SCIRX pin functions as a general purpose I/O pin rather than as an SCI function pin. After a valid idle period is detected, data is automatically received as it arrives on the SCIRX pin.

SCI sets the RXRDY bit when it transfers newly received data from SCIRXSHF to SCIRD. The SCI clears the RXRDY bit after the new data in SCIRD has been read. Also, as data is transferred from SCIRXSHF to SCIRD, the SCI sets FE, OE, or PE if any of these error conditions were detected in the received data. These error conditions are supported with configurable Interrupt capability. The wake-up and break-detect status bits are also set if one of these errors occurs, but they do not necessarily occur at the same time that new data is being loaded into SCIRD.

User can receive data by:

1. Polling Receive Ready Flag
2. Receive Interrupt
3. DMA

In polling method, software can poll for RXRDY bit and read the data from SCIRD register once RXRDY is set high. CPU is unnecessarily overloaded by selecting Polling mode. To avoid this user can use either Interrupt or DMA method. To use interrupt method SET RX INT bit should be set and to use DMA SET RX DMA bit should be set. Either an Interrupt or a DMA request is generated the moment RXRDY is set.

## 27.5.2 Transmitting Data

The SCI transmitter is enabled if the TX FUNC bit and the TXENA bit are set to 1. If the TX FUNC bit is not set, the SCITX pin functions as a general purpose I/O pin rather than as an SCI function pin. Any value written to the SCITD before TXENA is set to 1 is not transmitted. Both of these control bits allow for the SCI transmitter to be held inactive independently of the receiver.

SCI waits for data to be written to SCITD, transfers it to SCITXSHF, and transmits it. The flags TXRDY and TX EMPTY indicate the status of the transmit buffers. That is, when the transmitter is ready for data to be written to SCITD, the TXRDY bit is set. Additionally, if both SCITD and SCITXSHF are empty, then the TX EMPTY bit is also set.

User can transmit data by:

1. Polling Transmit Ready Flag
2. Receive Interrupt
3. DMA

In polling method, software can poll for TXRDY bit to go high before writing the data to SCITD register. CPU is unnecessarily overloaded by doing this Polling method. To avoid this user can use either Interrupt or DMA method. To use interrupt method SET TX INT bit should be set and to use DMA SET TX DMA bit should be set. Either an Interrupt or a DMA request is generated the moment TXRDY is set. When the SCI has completed transmission of all pending frames, the SCITXSHF register and SCITD are empty, the TXRDY bit is set, and an interrupt/DMA request is generated, if enabled. Because all data has been transmitted, the interrupt/DMA request should be halted. This can be done by either disabling the transmit interrupt (CLR TX INT) / DMA request (CLR TX DMA bit) or by disabling the transmitter (clear TXENA bit).

---

**NOTE:** The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0 or SCIINTVECT1 register.

---

## 27.6 SCI Low Power Mode

The SCI can be put in either local or global low-power mode. Global low-power mode is asserted by the system and is not controlled by the SCI. During global low-power mode, all clocks to the SCI are turned off so the module is completely inactive.

Local low-power mode is asserted by setting the POWERDOWN bit; setting this bit stops the clocks to the SCI internal logic and the module registers. Setting the POWERDOWN bit causes the SCI to enter local low-power mode and clearing the POWERDOWN bit causes SCI to exit from local low-power mode. All the registers are accessible during local power-down mode as any register access enables the clock to SCI for that particular access alone.

The wake-up interrupt is used to allow the SCI to exit low-power mode automatically when a low level is detected on the SCIRX pin and also this clears the POWERDOWN bit. If wake-up interrupt is disabled, then the SCI immediately enters low-power mode whenever it is requested and also any activity on the SCIRX pin does not cause the SCI to exit low-power mode.

---

**NOTE: Enabling Local Low-Power Mode During Receive and Transmit**

If the wake-up interrupt is enabled and low-power mode is requested while the receiver is receiving data, then the SCI immediately generates a wake-up interrupt to clear the powerdown bit and prevents the SCI from entering low-power mode and thus completes the current reception. Otherwise, if the wake-up interrupt is disabled, then the SCI completes the current reception and then enters the low-power mode.

---

## 27.6.1 Sleep Mode for Multiprocessor Communication

When the SCI receives data and transfers that data from SCIRXSHF to SCIRD, the RXRDY bit is set and if RX INT ENA is set, the SCI also generates an interrupt. The interrupt triggers the CPU to read the newly received frame before another one is received. In multiprocessor communication modes, this default behavior may be enhanced to provide selective indication of new data. When SCI receives an address frame that does not match its address, the device can ignore the data following this non-matching address until the next address frame by using sleep mode. Sleep mode can be used with both idle-line and address-bit multiprocessor modes.

If sleep mode is enabled by the SLEEP bit, then the SCI transfers data from SCIRXSHF to SCIRD only for address frames. Therefore, in sleep mode, all data frames are assembled in the SCIRXSHF register without being shifted into the SCIRD and without initiating a receive interrupt or DMA request. Upon reception of an address frame, the contents of the SCIRXSHF are moved into SCIRD, and the software must read SCIRD and determine if the SCI is being addressed by comparing the received address against the address previously set in the software and stored somewhere in memory (the SCI does not have hardware available for address comparison). If the SCI is being addressed, the software must clear the SLEEP bit so that the SCI will load SCIRD with the data of the data frames that follow the address frame.

When the SCI has been addressed and sleep mode has been disabled (in software) to allow the receipt of data, the SCI should check the RXWAKE bit (SCIIFLR.12) to determine when the next address has been received. This bit is set to 1 if the current value in SCIRD is an address and set to 0 if SCIRD contains data. If the RXWAKE bit is set, then software should check the address in SCIRD against its own address. If it is still being addressed, then sleep mode should remain disabled. Otherwise, the SLEEP bit should be set again.

Following is a sequence of events typical of sleep mode operation:

- The SCI is configured and both sleep mode and receive actions are enabled.
- An address frame is received and a receive interrupt is generated.
- Software compares the received address frame against that set by software and determines that the SCI is not being addressed, so the value of the SLEEP bit is not changed.
- Several data frames are shifted into SCIRXSHF, but no data is moved to SCIRD and no receive interrupts are generated.
- A new address frame is received and a receive interrupt is generated.
- Software compares the received address frame against that set by software and determines that the SCI is being addressed and clears the SLEEP bit.
- Data shifted into SCIRXSHF is transferred to SCIRD, and a receive interrupt is generated after each data frame is received.
- In each interrupt routine, software checks RXWAKE to determine if the current frame is an address frame.
- Another address frame is received, RXWAKE is set, software determines that the SCI is not being addressed and sets the SLEEP bit back to 1. No receive interrupts are generated for the data frames following this address frame.

By ignoring data frames that are not intended for the device, fewer interrupts are generated. These interrupts would otherwise require CPU intervention to read data that is of no significance to this specific device. Using sleep mode can help free some CPU resources.

Except for the RXRDY flag, the SCI continues to update the receiver status flags (see [Table 27-11](#)) while sleep mode is active. In this way, if an error occurs on the receive line, an application can immediately respond to the error and take the appropriate corrective action.

Because the RXRDY bit is not updated for data frames when sleep mode is enabled, the SCI can enable sleep mode and use a polling algorithm if desired. In this case, when RXRDY is set, software knows that a new address has been received. If the SCI is not being addressed, then the software should not change the value of the SLEEP bit and should continue to poll RXRDY.

## 27.7 SCI Control Registers

These registers are accessible in 8-, 16-, and 32-bit reads or writes. The SCI is controlled and accessed through the registers listed in [Table 27-3](#). Among the features that can be programmed are the SCI communication and timing modes, baud rate value, frame format, DMA requests, and interrupt configuration.

**Table 27-3. SCI Control Registers Summary**

Offset	Acronym	Register Description	Section
00	SCIGCR0	SCI Global Control Register 0	<a href="#">Section 27.7.1</a>
04h	SCIGCR1	SCI Global Control Register 1	<a href="#">Section 27.7.2</a>
0Ch	SCISETINT	SCI Set Interrupt Register	<a href="#">Section 27.7.3</a>
10h	SCICLEARINT	SCI Clear Interrupt Register	<a href="#">Section 27.7.4</a>
14h	SCISETINTLVL	SCI Set Interrupt Level Register	<a href="#">Section 27.7.5</a>
18h	SCICLEARINTLVL	SCI Clear Interrupt Level Register	<a href="#">Section 27.7.6</a>
1Ch	SCIFLR	SCI Flags Register	<a href="#">Section 27.7.7</a>
20h	SCIINTVECT0	SCI Interrupt Vector Offset 0	<a href="#">Section 27.7.8</a>
24h	SCIINTVECT1	SCI Interrupt Vector Offset 1	<a href="#">Section 27.7.9</a>
28h	SCIFORMAT	SCI Format Control Register	<a href="#">Section 27.7.10</a>
2Ch	BRS	Baud Rate Selection Register	<a href="#">Section 27.7.11</a>
30h	SCIED	Receiver Emulation Data Buffer	<a href="#">Section 27.7.12.1</a>
34h	SCIRD	Receiver Data Buffer	<a href="#">Section 27.7.12.2</a>
38h	SCITD	Transmit Data Buffer	<a href="#">Section 27.7.12.3</a>
3Ch	SCIPIO0	SCI Pin I/O Control Register 0	<a href="#">Section 27.7.13</a>
40h	SCIPIO1	SCI Pin I/O Control Register 1	<a href="#">Section 27.7.14</a>
44h	SCIPIO2	SCI Pin I/O Control Register 2	<a href="#">Section 27.7.15</a>
48h	SCIPIO3	SCI Pin I/O Control Register 3	<a href="#">Section 27.7.16</a>
4Ch	SCIPIO4	SCI Pin I/O Control Register 4	<a href="#">Section 27.7.17</a>
50h	SCIPIO5	SCI Pin I/O Control Register 5	<a href="#">Section 27.7.18</a>
54h	SCIPIO6	SCI Pin I/O Control Register 6	<a href="#">Section 27.7.19</a>
58h	SCIPIO7	SCI Pin I/O Control Register 7	<a href="#">Section 27.7.20</a>
5Ch	SCIPIO8	SCI Pin I/O Control Register 8	<a href="#">Section 27.7.21</a>
90h	IODFTCTRL	Input/Output Error Enable Register	<a href="#">Section 27.7.22</a>

### **27.7.1 SCI Global Control Register 0 (SCIGCR0)**

The SCIGCR0 register defines the module reset. Figure 27-8 and Table 27-4 illustrate this register.

**Figure 27-8. SCI Global Control Register 0 (SCIGCR0) [offset = 00]**

31		16
Reserved		
R-0		
15		1      0
Reserved		
R-0	RESET	RWP-0

LEGEND: R/W = Read/Write; R = Read only; RWP = Read/Write in privileged mode only; -n = value after reset

**Table 27-4. SCI Global Control Register 0 (SCIGCR0) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns 0. Writes have no effect.
0	RESET	0 1	This bit resets the SCI module. SCI module is in reset. SCI module is out of reset. <b>Note: Read/Write in privileged mode only.</b>

### 27.7.2 SCI Global Control Register 1 (SCIGCR1)

The SCIGCR1 register defines the frame format, protocol, and communication mode used by the SCI. Figure 27-9 and Table 27-5 illustrate this register.

**Figure 27-9. SCI Global Control Register 1 (SCIGCR1) [offset = 04h]**

31	Reserved				26	25	24
	R-0				R/W-0	R/W-0	
23	Reserved				18	17	16
	R-0				R/W-0	R/W-0	
15	Reserved				10	9	8
	R-0				R/WL-0	R/W-0	
7	6	5	4	3	2	1	0
SW nRST	Reserved	CLOCK	STOP	PARITY	PARITY ENA	TIMING MODE	COMM MODE
R/W-0	R-0	R/W-0	R/WC-0	R/WC-0	R/W-0	R/WC-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; WC = Write in sci-compatible mode only; -n = value after reset

**NOTE:** The SCIGCR1 Control Register Bits should not be changed during Frame Transmission or Reception..

**Table 27-5. SCI Global Control Register 1 (SCIGCR1) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Read returns 0. Writes have no effect.
25	TXENA	0	Transmit enable. Data is transferred from SCITD to the SCITXSHF shift out register only when the TXENA bit is set.
		0	Disable transfers from SCITD to SCITXSHF.
		1	Enable SCI to transfer data from SCITD to SCITXSHF.
			<b>Note:</b> Data written to SCITD or the transmit multi-buffer before TXENA is set is not transmitted. If TXENA is cleared while transmission is ongoing, the data previously written to SCITD is sent.
24	RXENA	0	Receive enable. RXENA allows or prevents the transfer of data from SCIRXSHF to SCIRD.
		0	The receiver will not transfer data from the shift buffer to the receive buffer.
		1	The receiver will transfer data from the shift buffer to the receive buffer.
			<b>Note:</b> Clearing RXENA stops received characters from being transferred into the receive buffer or multi-buffers, prevents the RX status flags (see Table 27-4) from being updated by receive data, and inhibits both receive and error interrupts. However, the shift register continues to assemble data regardless of the state of RXENA.
			<b>Note:</b> If RXENA is cleared before a frame is completely received, the data from the frame is not transferred into the receive buffer.
			<b>Note:</b> If RXENA is set before a frame is completely received, the data from the frame is transferred into the receive buffer. If RXENA is set while SCIRXSHF is in the process of assembling a frame, the status flags are not guaranteed to be accurate for that frame. To ensure that the status flags correctly reflect what was detected on the bus during a particular frame, RXENA should be set before the detection of that frame.
23-18	Reserved	0	Read returns 0. Writes have no effect.
17	CONT	0	Continue on suspend. This bit has an effect only when a program is being debugged with an emulator, and it determines how the SCI operates when the program is suspended. The
		0	When debug mode is entered, the SCI state machine is frozen. Transmissions are halted and resume when debug mode is exited.
		1	When debug mode is entered, the SCI continues to operate until the current transmit and receive functions are complete.

**Table 27-5. SCI Global Control Register 1 (SCIGCR1) Field Descriptions (continued)**

Bit	Field	Value	Description
16	LOOP BACK	0	Loopback bit. The self-checking option for the SCI can be selected with this bit. If the SCITX and SCIRX pins are configured with SCI functionality, then the SCITX pin is internally connected to the SCIRX pin. Externally, during loop back operation, the SCITX pin outputs a high value and the SCIRX pin is in a high-impedance state. If this bit value is changed while the SCI is transmitting or receiving data, errors may result.
			Loop back mode is disabled.
			Loop back mode is enabled.
15-10	Reserved	0	Read returns 0. Writes have no effect.
9	POWERDOWN	0	Power down. When the POWERDOWN bit is set, the SCI attempts to enter local low-power mode. If the POWERDOWN bit is set while the receiver is actively receiving data and the wake-up interrupt is enabled, then the SCI immediately asserts an error interrupt to prevent low-power mode from being entered. Only Privilege mode writes allowed.
			Automatic baud rate adjustment is disabled.
			Automatic baud rate adjustment is enabled.
8	SLEEP	0	SCI sleep. In a multiprocessor configuration, this bit controls the receive sleep function. Clearing this bit brings the SCI out of sleep mode.
			Sleep mode is disabled.
			Sleep mode is enabled.
			<b>Note:</b> The receiver still operates when the SLEEP bit is set; however, RXRDY is updated and SCIRD is loaded with new data only when an address frame is detected. The remaining receiver status flags (see <a href="#">Table 27-4</a> ) are updated and an error interrupt is requested if the corresponding interrupt enable bit is set, regardless of the value of the SLEEP bit. In this way, if an error is detected on the receive data line while the SCI is asleep, software can promptly deal with the error condition.
			<b>Note:</b> The SLEEP bit is not automatically cleared when an address byte is detected. See <a href="#">Section 27.6</a> for more information on using the SLEEP bit for multiprocessor communication.
7	SWnRST	0	Software reset (active low). This bit is effective in LIN and SCI modes.
			The SCI is in its reset state; no data will be transmitted or received. Writing a 0 to this bit initializes the SCI state machines and operating flags as defined in <a href="#">Table 27-11</a> and <a href="#">Table 27-12</a> . All affected logic is held in the reset state until a 1 is written to this bit.
			The SCI is in its ready state; transmission and reception can be done. After this bit is set to 1, the configuration of the module should not change.
6	Reserved	0	<b>Note:</b> The SCI should only be configured while SWnRESET = 0.
			<b>Note:</b> The SCI should only be configured while SWnRESET = 0.
			Read returns 0. Writes have no effect.
5	CLOCK	0	SCI internal clock enable. The CLOCK bit determines the source of the module clock on the SCICLK pin.
			The external SCICLK is the clock source.
			The internal SCICLK is the clock source.
4	STOP	0	<b>Note:</b> If an external clock is selected, then the internal baud rate generator and baud rate registers are bypassed. The maximum frequency allowed for an externally sourced SCI clock is VCLK/16.
			SCI number of stop bits per frame.
			One stop bit is used.
3	STOP	1	Two stop bits are used.
			<b>Note:</b> The receiver checks for only one stop bit. However in idle-line mode, the receiver waits until the end of the second stop bit (if STOP = 1) to begin checking for an idle period.

**Table 27-5. SCI Global Control Register 1 (SCIGCR1) Field Descriptions (continued)**

Bit	Field	Value	Description
3	PARITY	0 1	SCI parity odd/even selection. If the PARITY ENA bit is set, PARITY designates odd or even parity. Odd parity is used. Even parity is used.  <b>The parity bit is calculated based on the data bits in each frame and the address bit (in address-bit mode). The start and stop fields in the frame are not included in the parity calculation.</b> <b>For odd parity, the SCI transmits and expects to receive a value in the parity bit that makes odd the total number of bits in the frame with the value of 1.</b> <b>For even parity, the SCI transmits and expects to receive a value in the parity bit that makes even the total number of bits in the frame with the value of 1.</b>
2	PARITY ENA	0 1	Parity enable. This bit enables or disables the parity function. Parity is disabled; no parity bit is generated during transmission or is expected during reception. Parity is enabled. A parity bit is generated during transmission and is expected during reception.
1	TIMING MODE	0 1	SCI timing mode bit. Synchronous timing is used. Asynchronous timing is used.
0	COMM MODE	1 0	SCI communication mode bit. Idle-line mode is used. Address-bit mode is used.

### 27.7.3 SCI Set Interrupt Register (SCisetInt)

Figure 27-10 and Table 27-6 illustrate this register. SCisetInt register is used to enable the required interrupts supported by the module.

**Figure 27-10. SCI Set Interrupt Register (SCisetInt) [offset = 0Ch]**

31	27	26	25	24
Reserved		SET FE INT	SET OE INT	SET PE INT
R-0		R/W-0	R/W-0	R/W-0
23	19	18	17	16
Reserved		SET RX DMA ALL	SET RX DMA	SET TX DMA
R-0		R/WC-0	R/W-0	R/W-0
15	10	9	8	
Reserved		SET RX INT	SET TX INT	
R-0		R/W-0	R/W-0	
7	2	1	0	
Reserved		SETWAKEUPINT	SET BRKDT INT	
R-0		R/W-0	R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; WC = Write in sci-compatible mode only; -n = value after reset

**Table 27-6. SCI Set Interrupt Register (SCisetInt) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	SET FE INT	0	Set framing-error interrupt. Setting this bit enables the SCI module to generate an interrupt when a framing error occurs.
			<i>Read</i> : The interrupt is disabled.
			<i>Write</i> : Writing a 0 to this bit has no effect.
		1	<i>Read or write</i> : The interrupt is enabled.
25	SET OE INT	0	Set overrun-error interrupt. Setting this bit enables the SCI module to generate an interrupt when an overrun error occurs.
			<i>Read</i> : The interrupt is disabled.
			<i>Write</i> : Writing a 0 to this bit has no effect.
		1	<i>Read or write</i> : The interrupt is enabled.
24	SET PE INT	0	Set parity interrupt. Setting this bit enables the SCI module to generate an interrupt when a parity error occurs.
			<i>Read</i> : The interrupt is disabled.
			<i>Write</i> : Writing a 0 to this bit has no effect.
		1	<i>Read or write</i> : The interrupt is enabled.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	SET RX DMA ALL	0	Set receive DMA all. This bit determines if a separate interrupt is generated for the address frames sent in multiprocessor communications. When this bit is 0, RX interrupt requests are generated for address frames and DMA requests are generated for data frames. When this bit is 1, RX DMA requests are generated for both address and data frames.
			<i>Read</i> : The DMA request is disabled for address frames (the receive interrupt request is enabled for address frames).
			<i>Write</i> : Writing a 0 to this bit has no effect.
		1	<i>Read and write</i> : The DMA request is enabled for address and data frames
17	SET RX DMA	0	Set receiver DMA. To enable receiver DMA requests, this bit must be set. If it is cleared, interrupt requests are generated depending on bit SCisetInt.
			<i>Read</i> : The DMA request is disabled.
			<i>Write</i> : Writing a 0 to this bit has no effect.
		1	<i>Read and write</i> : The DMA request is enabled for address and data frames

**Table 27-6. SCI Set Interrupt Register (SCisetINT) Field Descriptions (continued)**

Bit	Field	Value	Description
16	SET TX DMA	0	Set transmit DMA. To enable DMA requests for the transmitter, this bit must be set. If it is cleared, interrupt requests are generated depending on SET TX INT bit (SCisetINT).
			<i>Read:</i> Transmit DMA request is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
15-10	Reserved	0	<i>Read</i> returns 0. Writes have no effect.
			Receiver interrupt enable. Setting this bit enables the SCI to generate a receive interrupt after a frame has been completely received and the data is being transferred from SCIRXSHF to SCIRD.
			<i>Read:</i> The interrupt is disabled.
9	SET RX INT	0	<i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
			Set transmitter interrupt. Setting this bit enables the SCI to generate a transmit interrupt as data is being transferred from SCITD to SCITXSHF and the TXRDY bit is being set.
8	SET TX INT	0	<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read or write:</i> The interrupt is enabled.
7-2	Reserved	0	Read returns 0. Writes have no effect.
1	SET WAKEUP INT	0	Set wakeup interrupt. Setting this bit enables the SCI to generate a wakeup interrupt and thereby exit lowpower mode. If enabled, the wakeup interrupt is asserted when local lowpower mode is requested while the receiver is busy or if a low level is detected on the SCIRX pin during lowpower mode.
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
0	SET BRKDT INT	0	Set breakdetect interrupt. Setting this bit enables the SCI to generate an error interrupt if a break condition is detected on the SCIRX pin.
			<i>Read:</i> The interrupt is disabled.
			<i>Write:</i> Writing a 0 to this bit has no effect.
		1	
		<i>Read or write:</i> The interrupt is enabled.	

### 27.7.4 SCI Clear Interrupt Register (SCICLEARINT)

Figure 27-11 and Table 27-7 illustrate this register. SCICLEARINT register is used to clear the selected enabled interrupts without accessing SCISETINT register.

**Figure 27-11. SCI Clear Interrupt Register (SCICLEARINT) [offset = 10h]**

31	27	26	25	24
Reserved		CLR FE INT	CLR OE INT	CLR PE INT
R-0		R/W-0	R/W-0	R/W-0
23	19	18	17	16
Reserved		CLR RX DMA ALL	CLR RX DMA	CLR TX DMA
R-0		R/WC-0	R/W-0	R/W-0
15	10	9	8	
Reserved		CLR RX INT	CLR TX INT	
R-0		R/W-0	R/W-0	
7	2	1	0	
Reserved		CLRWAKEUPINT	CLR BRKDT INT	
R-0		R/W-0	R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; WC = Write in sci-compatible mode only; -n = value after reset

**Table 27-7. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	CLR FE INT	0	Clear framing-error interrupt. This bit disables the framing-error interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.  <i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
25	CLR CE INT	0	Clear overrun-error interrupt. This bit disables the SCI overrun error interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.  <i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
24	CLR PE INT	0	Clear parity interrupt. This bit disables the parity error interrupt when set.  <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.  <i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	CLR RX DMA ALL	0	Clear receive DMA all. This bit clears the receive DMA request for address frames when set. Only receive data frames generate a DMA request.  <i>Read:</i> Receive DMA request for address frames is disabled; Instead, RX interrupt requests are enabled for address frames. Receive DMA requests are still enabled for data frames. <i>Write:</i> Writing a 0 to this bit has no effect.  <i>Read:</i> The receive DMA request for address and data frames is enabled. <i>Write:</i> The receive DMA request for address and data frames is disabled.
17	CLR RX DMA	0	Clear receive DMA request. This bit disables the receive DMA request when set.  <i>Read:</i> The DMA request is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.  <i>Read:</i> The receive DMA request is enabled. <i>Write:</i> The receive DMA request for is disabled.

**Table 27-7. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions (continued)**

Bit	Field	Value	Description
16	CLR TX DMA	0	Clear transmit DMA request. This bit disables the transmit DMA request when set. <i>Read:</i> Transmit DMA request is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The transmit DMA request is enabled. <i>Write:</i> The transmit DMA request for is disabled.
15-10	Reserved	0	Read returns 0. Writes have no effect.
9	CLR RX INT	0	Clear receiver interrupt. This bit disables the receiver interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
8	CLR TX INT	0	Clear transmitter interrupt. This bit disables the transmitter interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
7-2	Reserved	0	Read returns 0. Writes have no effect.
1	CLR WAKEUP INT	0	Clear wakeup interrupt. This bit disables the wakeup interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.
0	CLR BRKDT INT	0	Clear breakdetect interrupt. This bit disables the break-detect interrupt when set. <i>Read:</i> The interrupt is disabled. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt is enabled. <i>Write:</i> The interrupt is disabled.

### 27.7.5 SCI Set Interrupt Level Register (SCisetIntLvl)

Figure 27-12 and Table 27-8 illustrate this register. This register is used to set the interrupt level for the supported interrupts.

**Figure 27-12. SCI Set Interrupt Level Register (SCisetIntLvl) [offset = 14h]**

31	27	26	25	24
Reserved	SET FE INT LVL	SET OE INT LVL	SET PE INT LVL	
R-0	R/W-0	R/W-0	R/W-0	
23	19	18	17	16
Reserved	SET RX DMA ALL INT LVL		Reserved	
R-0	R/WC-0		R-0	
15	10	9	8	
Reserved	SET RX INT LVL	SET TX INT LVL		
R-0	R/W-0	R/W-0		
7	2	1	0	
Reserved	SET WAKEUP INT LVL	SET BRKDT INT LVL		
R-0	R/W-0	R/WC-0		

LEGEND: R/W = Read/Write; R = Read only; WC = Write in sci-compatible mode only; -n = value after reset

**Table 27-8. SCI Set Interrupt Level Register (SCisetIntLvl) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	SET FE INT LVL	0	Set framing-error interrupt level. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read or write:</i> The interrupt level is mapped to the INT1 line.
25	SET CE INT LVL	0	Set overrun-error interrupt level. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read or write:</i> The interrupt level is mapped to the INT1 line.
24	SET PE INT LVL	0	Set parity error interrupt level. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read or write:</i> The interrupt level is mapped to the INT1 line.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	SET RX DMA ALL LVL	0	Set receive DMA all interrupt levels. <i>Read:</i> The receive interrupt request for address frames is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read or write:</i> The receive interrupt request for address frames is mapped to the INT1 line.
17-14	Reserved	0	Read returns 0. Writes have no effect.
9	SET RX INT LVL	0	Set receiver interrupt level. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read or write:</i> The interrupt level is mapped to the INT1 line.
8	SET TX INT LVL	0	Set transmitter interrupt level. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read or write:</i> The interrupt level is mapped to the INT1 line.

**Table 27-8. SCI Set Interrupt Level Register (SCisetINTLVL) Field Descriptions (continued)**

Bit	Field	Value	Description
7-2	Reserved	0	Read returns 0. Writes have no effect.
1	SET WAKEUP INT LVL	0	Set wakeup interrupt level. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.
0	SET BRKDT INT LVL	0	Set breakdetect interrupt level. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read or write:</i> The interrupt level is mapped to the INT1 line.

**27.7.6 SCI Clear Interrupt Level Register (SCICLEARINTLVL)**

Figure 27-13 and Table 27-9 illustrate this register.

**Figure 27-13. SCI Clear Interrupt Level Register (SCICLEARINTLVL) [offset = 18h]**

31	27	26	25	24
	Reserved	CLR FE INT LVL	CLR OE INT LVL	CLR PE INT LVL
	R-0	R/W-0	R/W-0	R/W-0
23	19	18	17	16
	Reserved	CLR RX DMA ALL INT LVL	Reserved	
	R-0	R/WC-0	R-0	
15	10	9	8	
	Reserved	CLR RX INT LVL	CLR TX INT LVL	
	R-0	R/W-0	R/W-0	
7	2	1	0	
	Reserved	CLR WAKE UPINT LVL	CLR BRKDT INT LVL	
	R-0	R/W-0	R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; WC = Write in sci-compatible mode only; -n = value after reset

**Table 27-9. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	CLR FE INT LVL	0	Clear framing-error interrupt. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
25	CLR CE INT LVL	0	Clear overrun-error interrupt. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.

**Table 27-9. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions (continued)**

Bit	Field	Value	Description
24	CLR PE INT LVL	0	Clear parity interrupt. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
23-19	Reserved	0	Read returns 0. Writes have no effect.
18	CLR RX DMA ALL LVL	0	Clear receive DMA interrupt level. <i>Read:</i> The receive interrupt request for address frames is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The receive interrupt request for address frames is mapped to the INT1 line. <i>Write:</i> The receive interrupt request for address frames is mapped to the INT0 line.
17-10	Reserved	0	Read returns 0. Writes have no effect.
9	CLR RX INT LVL	0	Clear receiver interrupt. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
8	CLR TX INT LVL	0	Clear transmitter interrupt. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
7-2	Reserved	0	Read returns 0. Writes have no effect.
1	CLR WAKEUP INT LVL	0	Clear wakeup interrupt. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.
0	CLR BRKDT INT LVL	0	Clear breakdetect interrupt. <i>Read:</i> The interrupt level is mapped to the INT0 line. <i>Write:</i> Writing a 0 to this bit has no effect.
		1	<i>Read:</i> The interrupt level is mapped to the INT1 line. <i>Write:</i> The interrupt level is mapped to the INT0 line.

### 27.7.7 SCI Flags Register (SCIFLR)

Figure 27-14 and Table 27-10 illustrate this register.

**Figure 27-14. SCI Flags Register (SCIFLR) [offset = 1Ch]**

31	Reserved	27	FE	26	OE	25	PE	24
	R-0		R/W-0		R/W-0		R/W-0	
23	Reserved							16
	R-0							
15	Reserved	13	RX WAKE	12	TX EMPTY	11	TX WAKE	10
	R-0		R/WC-0		R/W-1		R/WC-0	
7	Reserved	4		3		2		1
	R-0			BUSY		IDLE		WAKE UP
				R/W-0		R-0		BRKDT
								R/WL-0
								R/WC-0

LEGEND: R/W = Read/Write; R = Read only; WC = Write in sci-compatible mode only; -n = value after reset

**Table 27-10. SCI Flags Register (SCIFLR) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved		Read returns 0. Writes have no effect.
26	FE		<p>Framing error flag. This bit is effective in LIN or SCI-compatible mode. This bit is set when an expected stop bit is not found. In SCI compatibility mode, only the first stop bit is checked. The missing stop bit indicates that synchronization with the start bit has been lost and that the character is incorrectly framed. Detection of a framing error causes the SCI/LIN to generate an error interrupt if the SET FE INT bit is set in the register SCISETINT (SCI Set Interrupt Register (SCISETINT)). The framing error flag is cleared by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> <li>• Reception of a new character/frame, depending on whether the module is in SCI compatible or LIN mode</li> </ul> <p>In multibuffer mode the frame is defined in the SCIFORMAT register.</p> <p>0 <i>Read</i>: No framing error has been detected since the last clear.  <i>Write</i>: Writing a 0 to this bit has no effect.</p> <p>1 <i>Read</i>: A framing error has been detected since the last clear.  <i>Write</i>: The bit is cleared to 0.</p>
25	OE		<p>Overrun error flag. This bit is set when the transfer of data from SCIRXSHF to SCIRD overwrites unread data already in SCIRD. Detection of an overrun error causes the LIN to generate an error interrupt if the SET OE INT bit = 1. The OE flag is reset by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul> <p>0 <i>Read</i>: No overrun error has been detected since the last clear.  <i>Write</i>: Writing a 0 to this bit has no effect.</p> <p>1 <i>Read</i>: An overrun error has been detected since the last clear.  <i>Write</i>: The bit is cleared to 0.</p>

**Table 27-10. SCI Flags Register (SCIFLR) Field Descriptions (continued)**

Bit	Field	Value	Description
24	PE		<p>Parity error flag. This bit is set when a parity error is detected in the received data. In SCI address-bit mode, the parity is calculated on the data and address bit fields of the received frame. In idle-line mode, only the data is used to calculate parity. An error is generated when a character is received with a mismatch between the number of 1s and its parity bit. If the parity function is disabled (SCIGCR[2] = 0), the PE flag is disabled and read as 0. Detection of a parity error causes the LIN to generate an error interrupt if the SET PE INT bit = 1. The PE bit is reset by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reception of a new character or frame, depending on whether the module is in SCI compatible or LIN mode, respectively.</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul> <p><i>Read:</i> No parity error has been detected since the last clear.  <i>Write:</i> Writing a 0 to this bit has no effect.</p> <p><i>Read:</i> A parity error has been detected since the last clear.  <i>Write:</i> The bit is cleared to 0.</p>
23-13	Reserved	0	Read returns 0. Writes have no effect.
12	RXWAKE		<p>Receiver wakeup detect flag. The SCI sets this bit to indicate that the data currently in SCIRD is an address. RXWAKE is cleared by the following:</p> <ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Upon receipt of a data frame.</li> </ul> <p><i>0</i> The data in SCIRD is not an address.  <i>1</i> The data in SCIRD is an address.</p>
11	TX EMPTY		<p>Transmitter empty flag. This flag indicates the transmitter's buffer register(s) (SCITD/TDy) and shift register (SCITXSHF) are empty.</p> <p><b>Note:</b> The RESET bit, an active SW nRESET (SCIGCR1[7]) or a system reset sets this bit. This bit does not cause an interrupt request.</p> <p><i>0</i> Transmitter buffer or shift register (or both) are loaded with data.  <i>1</i> Transmitter buffer and shift registers are both empty.</p>
10	TXWAKE		<p>Transmitter wakeup method select. The TXWAKE bit controls whether the data in SCITD should be sent as an address or data frame using multiprocessor communication format. This bit is set to 1 or 0 by software before a byte is written to SCITD and is cleared by the SCI when data is transferred from SCITD to SCITXSHF or by a system reset.</p> <p><b>Note:</b> TXWAKE is not cleared by the SW nRESET bit.</p> <p><i>Address-bit mode</i></p> <p><i>0</i> Frame to be transmitted will be data (address bit = 0).  <i>1</i> Frame to be transmitted will be an address (address bit = 1).</p> <p><i>Idle-line mode</i></p> <p><i>0</i> The frame to be transmitted will be data.  <i>1</i> The following frame to be transmitted will be an address (writing a 1 to this bit followed by writing dummy data to the SCITD will result in a idle period of 11 bit periods before the next frame is transmitted).</p>

**Table 27-10. SCI Flags Register (SCIFLR) Field Descriptions (continued)**

Bit	Field	Value	Description
9	RXRDY		Receiver ready flag. The receiver sets this bit to indicate that the SCIRD contains new data and is ready to be read by the CPU or DMA. The SCI generates a receive interrupt when RXRDY flag bit is set if the interrupt-enable bit is set (SCISETINT[9]); RXRDY is cleared by the following:
			<ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reading the SCIRD register in compatibility mode</li> <li>• Reading the last data byte RDy of the response in LIN mode</li> </ul> <p><b>Note: The RXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</b></p>
			<p><i>Read:</i> No new data is in SCIRD.</p> <p><i>Write:</i> Writing a 0 to this bit has no effect.</p>
8	TXRDY		<p>Transmitter buffer register ready flag. When set, this bit indicates that the transmit buffer is ready to get another character from a CPU or DMA write.</p> <p>Writing data to SCITD automatically clears this bit. This bit is set after the data of the TX buffer is shifted into the SCITXSHF register. This event can trigger a transmit interrupt after data is copied to the TX shift register SCITXSHF, if the interrupt enable bit TXINT is set.</p> <p><b>Note: 1) TXRDY is also set to 1 either by setting of the RESET bit, enabling SW nRST or by a system reset.</b></p> <p><b>2) The TXRDY flag cannot be cleared by reading the corresponding interrupt offset in the SCIINTVECT0/1 register.</b></p> <p><b>3) The transmit interrupt request can be eliminated until the next series of data written into the transmit buffers LINTD0 and LINTD1, by disabling the corresponding interrupt via the SCICLEARINT register or by disabling the transmitter via the TXENA bit.</b></p>
			<p>0 SCITD is full.</p> <p>1 SCITD is ready to receive the next character.</p>
7-4	Reserved	0	Read returns 0. Writes have no effect.
3	BUSY		<p>Bus busy flag. This bit indicates whether the receiver is in the process of receiving a frame. As soon as the receiver detects the beginning of a start bit, the BUSY bit is set to 1. When the reception of a frame is complete, the SCI clears the BUSY bit. If SET WAKEUP INT is set and power down is requested while this bit is set, the SCI automatically prevents lowpower mode from being entered and generates wakeup interrupt. The BUSY bit is controlled directly by the SCI receiver, but this bit can also be cleared by the following:</p> <ul style="list-style-type: none"> <li>• Setting the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset occurring</li> </ul>
			<p>0 The receiver is not currently receiving a frame.</p> <p>1 The receiver is currently receiving a frame.</p>
2	IDLE		<p>SCI receiver in idle state. While this bit is set, the SCI looks for an idle period to resynchronize itself with the bit stream. The receiver does not receive any data while the bit is set. The bus must be idle for 11 bit periods to clear this bit. The SCI enters the idle state if one of the following events occurs:</p> <ul style="list-style-type: none"> <li>• A system reset</li> <li>• An SCI software reset</li> <li>• A power down</li> <li>• The RX pin is configured as a general I/O pin</li> </ul>
			<p>0 The idle period has been detected; the SCI is ready to receive.</p> <p>1 The idle period has not been detected; the SCI will not receive any data.</p>

**Table 27-10. SCI Flags Register (SCIFLR) Field Descriptions (continued)**

Bit	Field	Value	Description
1	WAKEUP		Wakeup flag. This bit is set by the SCI when receiver or transmitter activity has taken the module out of power-down mode. An interrupt is generated if the SET WAKEUP INT bit (SCISETINT[2]) is set. It is cleared by the following:
			<ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul> <p>For compatibility mode, see the SCI document for more information on lowpower mode.</p>
			<p><i>Read:</i> The module will not wake up from power-down mode.</p> <p><i>Write:</i> Writing a 0 to this bit has no effect.</p>
0	BRKDT		<p><i>Read:</i> Wake up from power-down mode.</p> <p><i>Write:</i> The bit is cleared to 0.</p>
			SCI break-detect flag. This bit is set when the SCI detects a break condition on the LINRX pin. A break condition occurs when the SCIRX pin remains continuously low for at least 10 bits after a missing first stop bit, that is, after a framing error. Detection of a break condition causes the SCI to generate an error interrupt if the BRKDT INT ENA bit is set. The BRKDT bit is reset by the following:
			<ul style="list-style-type: none"> <li>• Setting of the SW nRST bit</li> <li>• Setting of the RESET bit</li> <li>• A system reset</li> <li>• Writing a 1 to this bit</li> <li>• Reading the corresponding interrupt offset in SCIINTVECT0/1</li> </ul>
1			<p><i>Read:</i> No break condition has been detected since the last clear.</p> <p><i>Write:</i> Writing a 0 to this bit has no effect.</p>
			<p><i>Read:</i> A break condition has been detected.</p> <p><i>Write:</i> The bit is cleared to 0.</p>

**Table 27-11. SCI Receiver Status Flags**

SCI Flag	Register	Bit	Value After SW nRESET <sup>(1)</sup>
FE	SCIFLR	26	0
OE	SCIFLR	25	0
PE	SCIFLR	24	0
RXWAKE	SCIFLR	12	0
RXRDY	SCIFLR	9	0
BRKDT	SCIFLR	0	0

<sup>(1)</sup> The flags are frozen with their reset value while SW nRESET = 0.

**Table 27-12. SCI Transmitter Status Flags**

SCI Flag	Register	Bit	Value After SW nRESET <sup>(1)</sup>
TX EMPTY	SCIFLR	11	1
TXRDY	SCIFLR	8	1

<sup>(1)</sup> The flags are frozen with their reset value while SW nRESET = 0.

### 27.7.8 SCI Interrupt Vector Offset 0 (SCIINTVECT0)

Figure 27-15 and Table 27-13 illustrate this register.

**Figure 27-15. SCI Interrupt Vector Offset 0 (SCIINTVECT0) [offset = 20h]**

31			16
	Reserved		
	R-0		
15		4	3 0
	Reserved		INTVECT0
	R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-13. SCI Interrupt Vector Offset 0 (SCIINTVECT0) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	INVECT0	0-Fh	Interrupt vector offset for INT0. This register indicates the offset for interrupt line INT0. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag in SCIFLR corresponding to the offset that was read. See <a href="#">Table 27-1</a> for a list of the interrupts.  <b>Note:</b> The flags for the receive (SCIFLR[9]) and the transmit (SCIFLR[8]) interrupt cannot be cleared by reading the corresponding offset vector in this register (see detailed description in SCIFLR register).

### 27.7.9 SCI Interrupt Vector Offset 1 (SCIINTVECT1)

Figure 27-16 and Table 27-14 illustrate this register.

**Figure 27-16. SCI Interrupt Vector Offset 1 (SCIINTVECT1) [offset = 24h]**

31			16
	Reserved		
	R-0		
15		4	3 0
	Reserved		INTVECT1
	R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-14. SCI Interrupt Vector Offset 1 (SCIINTVECT1) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	INVECT1	0-Fh	Interrupt vector offset for INT1. This register indicates the offset for interrupt line INT1. A read to this register updates its value to the next highest priority pending interrupt in SCIFLR and clears the flag in SCIFLR corresponding to the offset that was read. See <a href="#">Table 27-1</a> for list of interrupts.  <b>Note:</b> The flags for the receive (SCIFLR[9]) and the transmit (SCIFLR[8]) interrupt cannot be cleared by reading the corresponding offset vector in this register (see detailed description in SCIFLR register).

### **27.7.10 SCI Format Control Register (SCIFORMAT)**

Figure 27-17 and Table 27-15 illustrate this register.

**Figure 27-17. SCI Format Control Register (SCIFORMAT) [offset = 28h]**

31	Reserved		16
	R-0		
15	Reserved		3      2      0
	R-0		CHAR R/WC-0

LEGEND: R/W = Read/Write; R = Read only; WC = Write in SCI-compatible mode only; -n = value after reset

**Table 27-15. SCI Format Control Register (SCIFORMAT) Field Descriptions**

Bit	Field	Value	Description																
31-3	Reserved	0	Read returns 0. Writes have no effect.																
2-0	CHAR	0-7h	<p>Character length control bits. These bits set the SCI character length from 1 to 8 bits.</p> <p><b>When data of fewer than eight bits in length is received, it is left justified in SCIRD and padded with trailing zeros. Data read from the SCIRD should be shifted by software to make the received data right justified.</b></p> <p><b>Data written to the SCITD should be right justified but does not need to be padded with leading zeros.</b></p> <table> <tbody> <tr> <td>0</td><td>The character is 1 bit long.</td></tr> <tr> <td>1h</td><td>The character is 2 bits long.</td></tr> <tr> <td>2h</td><td>The character is 3 bits long.</td></tr> <tr> <td>3h</td><td>The character is 4 bits long.</td></tr> <tr> <td>4h</td><td>The character is 5 bits long.</td></tr> <tr> <td>5h</td><td>The character is 6 bits long.</td></tr> <tr> <td>6h</td><td>The character is 7 bits long.</td></tr> <tr> <td>7h</td><td>The character is 8 bits long.</td></tr> </tbody> </table>	0	The character is 1 bit long.	1h	The character is 2 bits long.	2h	The character is 3 bits long.	3h	The character is 4 bits long.	4h	The character is 5 bits long.	5h	The character is 6 bits long.	6h	The character is 7 bits long.	7h	The character is 8 bits long.
0	The character is 1 bit long.																		
1h	The character is 2 bits long.																		
2h	The character is 3 bits long.																		
3h	The character is 4 bits long.																		
4h	The character is 5 bits long.																		
5h	The character is 6 bits long.																		
6h	The character is 7 bits long.																		
7h	The character is 8 bits long.																		

### 27.7.11 Baud Rate Selection Register (BRS)

This section describes the baud rate selection register. [Figure 27-18](#) and [Table 27-16](#) illustrate this register.

**Figure 27-18. Baud Rate Selection Register (BRS) [offset = 2Ch]**

31	24	23	16
Reserved		BAUD	
	R-0		R/W-0
15		BAUD	0
		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-16. Baud Rate Selection Register (BRS) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Read returns 0. Writes have no effect.
23-0	BAUD	0-FF FFFFh	<p>SCI 24-bit baud selection.</p> <p>The SCI has an internally generated serial clock determined by the VCLK and the prescalers BAUD in this register. The SCI uses the 24-bit integer prescaler BAUD value of this register to select one of over 16,700,000.</p> <p>The baud rate can be calculated using the following formulas:</p> $\text{Asynchronous baud value} = \left( \frac{\text{VBUSPLCK Frequency}}{16(\text{Baud} + 1)} \right) \quad (58)$ $\text{Isynchronous baud value} = \left( \frac{\text{VBUSPLCK Frequency}}{\text{Baud} + 1} \right) \quad (59)$ <p>For BAUD = 0,</p> $\text{Asynchronous baud value} = \left( \frac{\text{VCLK Frequency}}{32} \right) \quad (60)$ $\text{Isynchronous baud value} = \left( \frac{\text{VCLK Frequency}}{2} \right) \quad (61)$ <p><a href="#">Table 27-17</a> contains comparative baud values for different P values, with VCLK = 50 MHz, for asynchronous mode..</p>

**Table 27-17. Comparative Baud Values for Different P Values, Asynchronous Mode <sup>(1)</sup>**

24-Bit Register Value		Baud Selected		Percent Error
Decimal	Hex	Ideal	Actual	
26	00001A	115200	115740	0.47
53	000035	57600	57870	0.47
80	000050	38400	38580	0.47
162	0000A2	19200	19172	-0.15
299	00012B	10400	10417	0.16
325	000145	9600	9586	-0.15
399	00018F	7812.5	7812.5	0.00
650	00028A	4800	4800	0.00
15624	003BA0	200	200	0.00
624999	098967	5	5	0.00

<sup>(1)</sup>

1. VCLK = 50 MHz
2. Values are in decimal except for column 2.

### 27.7.12 SCI Data Buffers (SCIED, SCIRD, SCITD)

The SCI has three addressable registers in which transmit and receive data is stored.

#### 27.7.12.1 Receiver Emulation Data Buffer (SCIED)

The SCIED register is addressed at a location different from SCIRD, but is physically the same register. Figure 27-19 and Table 27-18 illustrate this register.

**Figure 27-19. Receiver Emulation Data Buffer (SCIED) [offset = 30h]**

31	Reserved		16
	R-0		
15	8	7	0
	Reserved		ED
	R-0		R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-18. Receiver Emulation Data Buffer (SCIED) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	ED	0-FFh	Emulator data. Reading SCIED[7:0] does not clear the RXRDY flag, unlike reading SCIRD. This register should be used only by an emulator that must continually read the data buffer without affecting the RXRDY flag.

#### 27.7.12.2 Receiver Data Buffer (SCIRD)

This register provides a location for the receiver data. Figure 27-20 and Table 27-19 illustrate this register.

**Figure 27-20. Receiver Data Buffer (SCIRD) [offset = 34h]**

31	Reserved		16
	R-0		
15	8	7	0
	Reserved		RD
	R-0		R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-19. Receiver Data Buffer (SCIRD) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	RD	0-FFh	Receiver data. When a frame has been completely received, the data in the frame is transferred from the receiver shift register SCIRXSHF to this register. As this transfer occurs, the RXRDY flag is set and a receive interrupt is generated if SET RX INT is set. <b>Note:</b> When the data is read from SCIRD, the RXRDY flag is automatically cleared.

**NOTE:** When the SCI receives data that is fewer than eight bits in length, it loads the data into this register in a left-justified format padded with trailing zeros. Therefore, the user software should perform a logical shift on the data by the correct number of positions to make it right justified.

### 27.7.12.3 Transmit Data Buffer Register (SCITD)

Data to be transmitted is written to the SCITD register. [Figure 27-21](#) and [Table 27-20](#) illustrate this register.

**Figure 27-21. Transmit Data Buffer Register (SCITD) [offset = 38h]**

31	Reserved			16
R-0				
15	8	7	TD	0
R-0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-20. Transmit Data Buffer Register (SCITD) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	TD	0-FFh	Transmit data. Data to be transmitted is written to the SCITD register. The transfer of data from this register to the transmit shift register SCITXSHF sets the TXRDY flag, which indicates that SCITD is ready to be loaded with another byte of data.  <b>Note:</b> If TX INT ENA is set, this data transfer also causes an interrupt.

**NOTE:** Data written to the SCITD register that is fewer than eight bits long must be right justified, but it does not need to be padded with leading zeros.

### 27.7.13 SCI Pin I/O Control Register 0 (SCIPIO0)

[Figure 27-22](#) and [Table 27-21](#) illustrate this register.

**Figure 27-22. SCI Pin I/O Control Register 0 (SCIPIO0) [offset = 3Ch]**

31	Reserved				8
R-0					
7	3	2	1	0	
Reserved		TX FUNC	R/W-0	R/W-0	R/W-0
R-0		R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-21. SCI Pin I/O Control Register 0 (SCIPIO0) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX FUNC	0	Transfer function. This bit defines the function of pin SCITX.
		1	SCITX is a general-purpose digital I/O pin. SCITX is the SCI transmit pin.
1	RX FUNC	0	Receive function. This bit defines the function of pin SCIRX.
		1	SCIRX is a general-purpose digital I/O pin. SCIRX is the SCI receive pin.
0	Reserved		Writes have no effect.

### 27.7.14 SCI Pin I/O Control Register 1 (SCIPIO1)

Figure 27-23 and Table 27-22 illustrate this register.

**Figure 27-23. SCI Pin I/O Control Register 1 (SCIPIO1) [offset = 40h]**

31	Reserved				8
R-0					
7	Reserved	3	2	1	0
R-0		R/W-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-22. SCI Pin I/O Control Register 1 (SCIPIO1) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX DIR	0	Transmit pin direction. This bit determines the data direction on the SCITX pin if it is configured with general-purpose I/O functionality (TX FUNC = 0). See <a href="#">Table 27-23</a> for the SCITX pin control with this bit and others.
			SCITX is a general-purpose input pin. SCITX is a general-purpose output pin.
1	RX DIR	0	Receive pin direction. This bit determines the data direction on the SCIRX pin if it is configured with general-purpose I/O functionality (RX FUNC = 0). See <a href="#">Table 27-24</a> for the SCIRX pin control with this bit and others.
			SCIRX is a general-purpose input pin. SCIRX is a general-purpose output pin.
0	Reserved		Writes have no effect.

**Table 27-23. SCITX Pin Control**

Function	TX IN <sup>(1)</sup>	TX OUT	TX FUNC	TX DIR
SCITX	X	X	1	X
General-purpose input	X	X	0	0
General-purpose output, high	X	1	0	1
General-purpose output, low	X	0	0	1

<sup>(1)</sup> TX IN is a read-only bit. Its value always reflects the level of the SCITX pin.

**Table 27-24. SCIRX Pin Control**

Function	RX IN <sup>(1)</sup>	RX OUT	RX FUNC	RX DIR
SCIRX	X	X	1	X
General-purpose input	X	X	0	0
General-purpose output, high	X	1	0	1
General-purpose output, low	X	0	0	1

<sup>(1)</sup> RX IN is a read-only bit. Its value always reflects the level of the SCIRX pin.

### 27.7.15 SCI Pin I/O Control Register 2 (SCIPIO2)

Figure 27-24 and Table 27-25 illustrate this register.

**Figure 27-24. SCI Pin I/O Control Register 2 (SCIPIO2) [offset = 44h]**

31	Reserved				8
R-0					
7	Reserved	3	TX IN	1	0
R-0      R-X      R-X      R-X					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = Indeterminate

**Table 27-25. SCI Pin I/O Control Register 2 (SCIPIO2) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX IN	0	Transmit pin in. This bit contains the current value on the SCITX pin. The SCITX pin is at logic low (0).
		1	The SCITX pin is at logic high (1).
1	RX IN	0	Receive pin in. This bit contains the current value on the SCIRX pin. The SCIRX pin is at logic low (0).
		1	The SCIRX pin is at logic high (1).
0	Reserved		Writes have no effect.

### 27.7.16 SCI Pin I/O Control Register 3 (SCIPIO3)

Figure 27-25 and Table 27-26 illustrate this register.

**Figure 27-25. SCI Pin I/O Control Register 3 (SCIPIO3) [offset = 48h]**

31					8
	Reserved				
		R-0			
7		3	2	1	0
	Reserved		TX OUT	RX OUT	Reserved
		R-0		R/W-0	R/W-0
				R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-26. SCI Pin I/O Control Register 3 (SCIPIO3) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX OUT		Transmit pin out. This pin specifies the logic to be output on pin SCITX if the following conditions are met:
			<ul style="list-style-type: none"> <li>TX FUNC = 0 (SCITX pin is a general-purpose I/O.)</li> <li>TX DIR = 1 (SCITX pin is a general-purpose output.)</li> </ul> See Table 27-23 for an explanation of this bit's effect in combination with other bits.
		0	The output on the SCITX is at logic low (0).
		1	The output on the SCITX pin is at logic high (1). (Output voltage is $V_{OH}$ or higher if TXPDR = 0 and output is in high impedance state if TXPDR = 1)
1	RX OUT		Receive pin out. This bit specifies the logic to be output on pin SCIRX if the following conditions are met:
			<ul style="list-style-type: none"> <li>RX FUNC = 0 (SCIRX pin is a general-purpose I/O.)</li> <li>RX DIR = 1 (SCIRX pin is a general-purpose output.)</li> </ul> See Table 27-24 for an explanation of this bit's effect in combination with the other bits.
		0	The output on the SCIRX pin is at logic low (0).
		1	The output on the SCIRX pin is at logic high (1). (Output voltage is $V_{OH}$ or higher if RXPDR = 0, and output is in high impedance state if RXPDR = 1)
0	Reserved		Writes have no effect.

### 27.7.17 SCI Pin I/O Control Register 4 (SCIPIO4)

Figure 27-26 and Table 27-27 illustrate this register.

**Figure 27-26. SCI Pin I/O Control Register 4 (SCIPIO4) [offset = 4Ch]**

31					8
	Reserved				
		R-0			
7		3	2	1	0
	Reserved		TX SET	RX SET	Reserved
		R-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-27. SCI Pin I/O Control Register 4 (SCIPIO4) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX SET		Transmit pin set. This bit sets the logic to be output on pin SCITX if the following conditions are met:
			<ul style="list-style-type: none"> <li>TX FUNC = 0 (SCITX pin is a general-purpose I/O.)</li> <li>TX DIR = 1 (SCITX pin is a general-purpose output.)</li> </ul> See Table 27-23 for an explanation of this bit's effect in combination with other bits.
			<i>Read:</i> The output on SCITX is at logic low (0). <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read and write:</i> The output on SCITX is at logic high (1).
1	RX SET		Receive pin set. This bit sets the data to be output on pin SCIRX if the following conditions are met:
			<ul style="list-style-type: none"> <li>RX FUNC = 0 (SCIRX pin is a general-purpose I/O.)</li> <li>RX DIR = 1 (SCIRX pin is a general-purpose output.)</li> </ul> See Table 27-24 for an explanation of this bit's effect in combination with the other bits.
			<i>Read:</i> The output on SCIRX is at logic low (0). <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read and write:</i> The output on SCIRX is at logic high (1).
0	Reserved		Writes have no effect.

### 27.7.18 SCI Pin I/O Control Register 5 (SCIPIO5)

Figure 27-27 and Table 27-28 illustrate this register.

**Figure 27-27. SCI Pin I/O Control Register 5 (SCIPIO5) [offset = 50h]**

31	Reserved				8
	R-0				
7	3	2	1	0	
	Reserved		TX CLR	R/W-0	R/W-0
	R-0			R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-28. SCI Pin I/O Control Register 5 (SCIPIO5) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX CLR	0	Transmit pin clear. This bit clears the logic to be output on pin SCITX if the following conditions are met: <ul style="list-style-type: none"> <li>• TX FUNC = 0 (SCITX pin is a general-purpose I/O.)</li> <li>• TX DIR = 1 (SCITX pin is a general-purpose output.)</li> </ul> <i>Read:</i> The output on SCITX is at logic low (0). <i>Write:</i> Writing a 0 to this bit has no effect.
			<i>Read:</i> The output on SCITX is at logic high (1). <i>Write:</i> The output on SCITX is at logic low (0).
			Receive pin clear. This bit clears the logic to be output on pin SCIRX if the following conditions are met: <ul style="list-style-type: none"> <li>• RX FUNC = 0 (SCIRX pin is a general-purpose I/O.)</li> <li>• RX DIR = 1 (SCIRX pin is a general-purpose output.)</li> </ul> <i>Read:</i> The output on SCIRX is at logic low (0). <i>Write:</i> Writing a 0 to this bit has no effect.
0	Reserved		Writes have no effect.

### 27.7.19 SCI Pin I/O Control Register 6 (SCIPIO6)

Figure 27-28 and Table 27-29 illustrate this register.

**Figure 27-28. SCI Pin I/O Control Register 6 (SCIPIO6) [offset = 54h]**

31	Reserved				8
	R-0				
7	3	2	1	0	
	Reserved		TX FUNC	R/W-0	R/W-0
	R-0			R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 27-29. SCI Pin I/O Control Register 6 (SCIPIO6) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX FUNC	0	Transmit pin open drain enable. This bit enables open-drain capability in the output pin SCITX if the following conditions are met:
			<ul style="list-style-type: none"> <li>• TX FUNC = 0 (SCITX pin is a general-purpose I/O.)</li> <li>• TX DIR = 1 (SCITX pin is a general-purpose output.)</li> </ul>
			Open drain functionality is disabled; the output voltage is $V_{OL}$ or lower if TXOUT = 0 and $V_{OH}$ or higher if TXOUT = 1.
1	RX FUNC	0	Open drain functionality is enabled; the output voltage is $V_{OL}$ or lower if TXOUT = 0 and high impedance if TXOUT = 1.
			Receive pin open drain enable. This bit enables open-drain capability in the output pin SCIRX if the following conditions are met:
			<ul style="list-style-type: none"> <li>• RX FUNC = 0 (SCIRX pin is a general-purpose I/O.)</li> <li>• RX DIR = 1 (SCIRX pin is a general-purpose output.)</li> </ul>
0	Reserved		Open drain functionality is disabled; the output voltage is $V_{OL}$ or lower if RXOUT = 0 and $V_{OH}$ or higher if RXOUT = 1.
			Open drain functionality is enabled; the output voltage is $V_{OL}$ or lower if RXOUT = 0 and high impedance if RXOUT = 1.
0	Reserved		Writes have no effect.

### 27.7.20 SCI Pin I/O Control Register 7 (SCPIO7)

Figure 27-29 and Table 27-30 illustrate this register.

**Figure 27-29. SCI Pin I/O Control Register 7 (SCPIO7) [offset = 58h]**

31	Reserved				8
R-0					
7	Reserved	3	2	1	0
R-0		R/W-n	R/W-n	R/W-n	R/W-n

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, Refer to the Terminal Functions in the device datasheet for default pin settings.

**Table 27-30. SCI Pin I/O Control Register 7 (SCPIO7) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX PD	0	Transmit pin pull control disable. This bit disables pull control capability on the input pin SCITX.
		1	The pull control on the SCITX pin is enabled.
1	RX PD	0	Receive pin pull control disable. This bit disables pull control capability on the input pin SCIRX.
		1	Pull control on the SCIRX pin is enabled.
0	Reserved		Writes have no effect.

### 27.7.21 SCI Pin I/O Control Register 8 (SCPIO8)

Figure 27-30 and Table 27-31 illustrate this register.

**Figure 27-30. SCI Pin I/O Control Register 8 (SCPIO8) [offset = 5Ch]**

31	Reserved				8
R-0					
7	Reserved	3	2	1	0
R-0		R/W-n	R/W-n	R/W-n	R/W-n

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, Refer to the Terminal Functions in the device datasheet for default pin settings.

**Table 27-31. SCI Pin I/O Control Register 8 (SCPIO8) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read returns 0. Writes have no effect.
2	TX PSL	0	TX pin pull select. This bit selects pull type in the input pin SCITX.
		1	The SCITX pin is a pull down.
1	RX PSL	0	RX pin pull select. This bit selects pull type in the input pin SCIRX.
		1	The SCIRX pin is a pull up.
0	Reserved		Writes have no effect.

### 27.7.22 Input/Output Error Enable (IODFTCTRL) Register

All the bits in the IODFTCTRL register are used in IODFT (I/O design for test) mode only. [Figure 27-31](#) and [Table 27-32](#) illustrate this register. After the basic SCI module configuration, enable the required Error mode to be created followed by IODFT Key enable.

**Figure 27-31. Input/Output Error Enable Register (IODFTCTRL) [offset = 90h]**

31	27	26	25	24
Reserved		FEN	PEN	BRKDTENA
R-0		R/W-0	R/WC-0	R/WC-0
23	21	20	19	18
Reserved	PIN SAMPLE MASK		TX SHIFT	
R-0		R/W-0		R/W-0
15	12	11		8
Reserved		IODFTENA		
R-0		R/WP-0	R/WP-1	R/WP-0
7		2	1	0
Reserved		R/WP-0	LPB ENA	R/WP-0
R-0				R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WC = Write in sci-compatible mode only; WP = Write in privilege mode only; -n = value after reset

---

**NOTE:**

1. All the bits are used in IODFT mode only.
  2. Each IODFT are expected to be checked individually.
- 

**Table 27-32. Input/Output Error Enable Register (IODFTCTRL) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Read returns 0. Writes have no effect.
26	FEN	0	Frame error enable. This bit is used to create a frame error.
		1	No error is created. The stop bit received is ANDed with 0 and passed to the stop bit check circuitry.
25	PEN	0	Parity error enable. This bit is used to create a parity error.
		1	No parity error occurs. The parity bit received is toggled so that a parity error occurs.
24	BRKD TENA	0	Break detect error enable. This bit is used to create a BRKDT error.
		1	No error is created. The stop bit of the frame is ANDed with 0 and passed to the RSM so that a frame error occurs. Then the RX pin is forced to continuous low for $10 T_{BITS}$ so that a BRKDT error occurs.
32-21	Reserved	0	Read returns 0. Writes have no effect.
20-19	PIN SAMPLE MASK		Pin sample mask. These bits define the sample number at which the TX pin value that is being transmitted will be inverted to verify the receive pin samples majority detection circuitry.
		0	No mask is used.
		1h	Invert the TX Pin value at 7th.SCLK.
		2h	Invert the TX Pin value at 8th.SCLK.
		3h	Invert the TX Pin value at 9th.SCLK.

**Table 27-32. Input/Output Error Enable Register (IODFTCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
18-16	TX SHIFT	0 1h 2h 3h 4h 5h 6h 7h	Transmit shift. These bits define the amount by which the value on TX pin is delayed so that the value on the RX pin is asynchronous. This feature is not applicable to the start bit. No delay occurs. The value is delayed by 1 SCLK. The value is delayed by 2 SCLK. The value is delayed by 3 SCLK. The value is delayed by 4 SCLK. The value is delayed by 5 SCLK. The value is delayed by 6 SCLK. No delay occurs.
15-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	IODFTENA	Ah All Others	IODFT enable key. Write access permitted in Privilege mode only. IODFT is enabled. IODFT is disabled.
7-2	Reserved	0	Read returns 0. Writes have no effect.
1	LPBENA	0 1	Module loopback enable. Write access permitted in Privilege mode only. <b>Note:</b> In analog loopback mode the complete communication path through the I/Os can be tested, whereas in digital loopback mode the I/O buffers are excluded from this path. Digital loopback is enabled. Analog loopback is enabled in module I/O DFT mode when IODFTENA = 1010.
0	RXPENA	0 1	Module analog loopback through receive pin enable. Write access permitted in Privilege mode only. This bit defines whether the I/O buffers for the transmit or the receive pin are included in the communication path (in analog loopback mode) Analog loopback through the transmit pin is enabled. Analog loopback through the receive pin is enabled.


## 27.8 GPIO Functionality

The following sections apply to all device pins that can be configured as functional or general-purpose I/O pins.

### 27.8.1 GPIO Functionality

Figure 27-32 illustrates the GPIO functionality.

**Figure 27-32. GPIO Functionality**



### 27.8.2 Under Reset

The following apply if a device is under reset:

- Pull control. The reset pull control on the pins is enabled or disabled depending on a device-specific option. This feature is configurable for each module separately.
- Input buffer.input buffer is enabled.
- Output buffer. The output buffer is disabled.

### 27.8.3 Out of Reset

The following apply if the device is out of reset:

- Pull control. The pull control is enabled by clearing the PD (pull control disable) bit in the SCPIO7 register ([Section 27.7.20](#)). In this case, if the PSL (pull select) bit in the SCPIO8 register ([Section 27.7.21](#)) is set, the pin will have a pull-up. If the PSL bit is cleared, the pin will have a pull-down. If the PD bit is set in the control register, there is no pull-up or pull-down on the pin.
- Input buffer. The input buffer is always enabled in functional mode.

---

**NOTE:** The pull-disable logic depends on the pin direction. It is independent of whether the device is in I/O or functional mode. If the pin is configured as output or transmit, then the pulls are disabled automatically. If the pin is configured as input or receive, the pulls are enabled or disabled depending on bit PD in the pull disable register SCPIO7 ([Section 27.7.20](#)).

- Output buffer. A pin can be driven as an output pin if the TX DIR bit is set in the pin direction control register (SCPIO1; [Section 27.7.14](#)) AND the open-drain feature is not enabled in the SCPIO6 register ([Section 27.7.19](#)).

### 27.8.4 Open-Drain Feature Enabled on a Pin

The following apply if the open-drain feature is enabled on a pin:

- The output buffer is enabled if a low signal is being driven on to the pin.
- The output buffer is disabled (the direction control signal DIR is internally forced low) if a high signal is being driven on to the pin.

---

**NOTE:** The open-drain feature is available only in I/O mode (SCPIO0; [Section 27.7.13](#)).

### 27.8.5 Summary

The behavior of the input buffer, output buffer, and the pull control is summarized in [Table 27-33](#).

**Table 27-33. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins <sup>(1)</sup>**

Device under Reset?	Pin Direction (DIR) <sup>(2)</sup>	Pull Disable (PULDIS) <sup>(3)</sup>	Pull Select (PULSEL) <sup>(4)</sup>	Pull Control	Output Buffer	Input Buffer
Yes	X	X	X	Device- and module-specific	Disabled	Enabled
No	0	0	0	Pull down	Disabled	Enabled
No	0	0	1	Pull up	Disabled	Enabled
No	0	1	0	Disabled	Disabled	Enabled
No	0	1	1	Disabled	Disabled	Enabled
No	1	X	X	Disabled	Enabled	Enabled

<sup>(1)</sup> X = Don't care

<sup>(2)</sup> DIR = 0 for input, 1 for output

<sup>(3)</sup> PULDIS = 0 for enabling pull control  
= 1 for disabling pull control

<sup>(4)</sup> PULSEL= 0 for pull-down functionality  
= 1 for pull-up functionality

## ***Inter-Integrated Circuit (I<sup>2</sup>C) Module***

This chapter describes the inter-integrated circuit (I<sup>2</sup>C or I<sup>2</sup>C) module. The I<sup>2</sup>C is a multi-master communication module providing an interface between the Texas Instruments (TI) microcontroller and devices compliant with Philips Semiconductor I<sup>2</sup>C-bus specification version 2.1 and connected by an I<sup>2</sup>C-bus. This module will support any slave or master I<sup>2</sup>C compatible device.

Topic	Page
<b>28.1 Overview .....</b>	<b>1485</b>
<b>28.2 I<sup>2</sup>C Module Operation .....</b>	<b>1489</b>
<b>28.3 I<sup>2</sup>C Operation Modes .....</b>	<b>1493</b>
<b>28.4 I<sup>2</sup>C Module Integrity .....</b>	<b>1495</b>
<b>28.5 Operational Information .....</b>	<b>1497</b>
<b>28.6 I<sup>2</sup>C Registers .....</b>	<b>1500</b>
<b>28.7 Sample Waveforms .....</b>	<b>1522</b>

## 28.1 Overview

The I<sup>2</sup>C has the following features:

- Compliance to the Philips I<sup>2</sup>C bus specification, v2.1 (*The I<sup>2</sup>C Specification*, Philips document number 9398 393 40011)
  - Bit/Byte format transfer
  - 7-bit and 10-bit device addressing modes
  - General call
  - START byte
  - Multi-master transmitter/ slave receiver mode
  - Multi-master receiver/ slave transmitter mode
  - Combined master transmit/receive and receive/transmit mode
  - Transfer rates of 10 kbps up to 400 kbps (Phillips fast-mode rate)
- Free data format
- Two DMA events (transmit and receive)
- DMA event enable/disable capability
- Seven interrupts that can be used by the CPU
- Operates with VBUS frequency from 6.7 MHz up
- Operates with module frequency between 6.7 MHz to 13.3 MHz
- Module enable/disable capability
- The SDA and SCL are optionally configurable as general purpose I/O
- Slew rate control of the outputs
- Open drain control of the outputs
- Programmable pullup/pulldown capability on the inputs
- Supports Ignore NACK mode


**NOTE:** This I<sup>2</sup>C module does **not** support:

- High-speed (HS) mode
- C-bus compatibility mode
- The combined format in 10-bit address mode (the I<sup>2</sup>C sends the slave address second byte every time it sends the slave address first byte)

### 28.1.1 Introduction to the I<sup>2</sup>C Module

The I<sup>2</sup>C module supports any slave or master I<sup>2</sup>C-compatible device. [Figure 28-1](#) shows an example of multiple I<sup>2</sup>C serial ports connected for a two-way transfer from one device to another device.

**Figure 28-1. Multiple I<sup>2</sup>C Modules Connection Diagram**



## 28.1.2 Functional Overview

The I2C module is a serial bus that supports multiple master devices. In multimaster mode, one or more devices can be connected to the same bus and are capable of controlling the bus. Each I2C device on the bus is recognized by a unique address and can operate as either a transmitter or a receiver, depending on the function of the device. In addition to being a transmitter or receiver, a device connected to the I2C bus can also be considered a master or a slave when performing data transfers.

---

**NOTE:** A master device is the device that initiates the data transfer on a bus and generates the clock signal that permits the transfer. During the transmission, any device addressed by the master is considered the slave.

---

Data is communicated to devices interfacing to the I2C module using the serial data pin (SDA) and the serial clock pin (SCL) as shown in [Figure 28-2](#). These two wires carry information between the device and the other devices connected to the I2C bus. Both SDA and SCL pins on the device are bidirectional. They must be connected to a positive supply voltage through a pull-up resistor. When the bus is free, both pins are high. The driver of these two pins has an open-drain configuration to perform the wired-AND function.

The device has a special mode that can be entered to ignore a NACK generated from non-compliant I2C devices that are incapable of generating an ACK.


The I2C module consists of the following primary blocks:

- A serial Interface: one data pin (SDA) and one clock pin (SCL)
- The device register interface
  - Data registers to temporarily hold received data and transmitted data traveling between the SDA pin and the CPU or the DMA
  - Control and status registers
- A prescaler to divide down the input clock that is driven to the I2C module
- A peripheral bus interface to enable the CPU and DMA to access the I2C module registers
- An arbitrator to handle arbitration between the I2C module (when configured as a master) and another master
- Interrupt generation logic (interrupts can be sent to the CPU)
- A clock synchronizer that synchronizes the I2C input clock (from the system module) and the clock on the SCL pin, and synchronizes data transfers with masters of different clock speeds.
- A noise filter on each of the two serial pins
- DMA event generation logic that synchronizes data reception and data transmission in the I2C module for DMA transmission

In [Figure 28-2](#), the CPU or the DMA writes data for transmission to I2CDXR and reads received data from I2CDRR. When the I2C module is configured as a transmitter, data written to I2CDXR is copied to I2CXSR and shifted out one bit at a time. When the I2C module is configured as a receiver, received data is shifted into I2CRSR and then copied to I2CDRR.

When the I2C function is not needed, the pins may be controlled as general-purpose input/output (GPIO) pins. The I/O structure of each pin includes:


- programmable slew rate control of the outputs
- open drain mode
- programmable pull enable/disable on the input
- programmable pull up/pull down function on the input

**Figure 28-2. Simple I<sup>2</sup>C Block Diagram**


### 28.1.3 Clock Generation

As shown in [Figure 28-3](#), the I2C module uses the input clock generated from the device clock generator to generate the module clock and master clock. The I2C input clock is the device peripheral clock (VBUS\_CLK). The clock is then divided twice more inside the I2C module to produce the module clock and the master clock.

**Figure 28-3. Clocking Diagram for the I2C Module**



The module clock determines the frequency at which the I2C module operates. A programmable prescaler in the I2C module divides down the input clock to produce the module clock. To specify the divide-down value, initialize the I2CPSC field of the prescaler register, I2CPSC. The resulting frequency is:

$$\text{ModuleClockFrequency} = \frac{\text{I2CInputClockFrequency}}{(\text{I2CPSC} + 1)} \quad (62)$$

The module clock frequency must be between 6.7MHz and 13.3MHz. The prescaler can only be initialized while the I2C module is in the reset state (IRS = 0 in I2CMDR). The prescaled frequency takes effect only when IRS is changed to 1. Changing the I2CPSC value while IRS = 1 has no effect.

The master clock appears on the SCL pin when the I2C module is configured to be a master on the I2C bus. This clock controls the timing of the communication between the I2C module and a slave. As shown in [Figure 28-3](#), a second clock divider in the I2C module divides down the module clock to produce the master clock. The clock divider uses the I2CCKL to divide down the low portion of the module clock signal and uses the I2CCKH to divide down the high portion of the module clock signal.

The resulting frequency is:

$$\text{MasterClockFrequency} = \frac{\text{ModuleClockFrequency}}{(I2CCKL + d) + (I2CCKH + d)} \quad (63)$$

$$\text{MasterClockFrequency} = \frac{\text{I2CInputClockFrequency}}{(\text{I2CPSC} + 1)((I2CCKL + d) + (I2CCKH + d))} \quad (64)$$

where  $d$  depends on the value of I2CPSC:

I2CPSC	$d$
0	7
1	6
Greater than 1	5

---

**NOTE:** The master clock frequency defined above does not include rise/fall time and latency of the synchronizer inside the module. The actual transfer rate will be slower than the value calculated from the formula above. Also, due to the nature of SCL synchronization, the SCL clock period could change if SCL synchronization is taking place.

---

## 28.2 I2C Module Operation

The following section discusses how the I2C module operates.

### 28.2.1 Input and Output Voltage Levels

One clock pulse is generated by the master device for each data bit transferred. Because of a variety of different technology devices that can be connected to the I2C-bus, the levels of logic 0 (low) and logic 1 (high) are not fixed and depend on the associated level of  $V_{CCIO}$ . For details, see the device specific data sheet.

### 28.2.2 I2C Module Reset Conditions


The I2C module can be reset in the following two ways:

- Through the global peripheral reset. A device reset causes a global peripheral reset.
- By clearing the  $\overline{IRS}$  bit in the I2C mode register (I2CMDR). When the global peripheral reset is removed, the  $\overline{IRS}$  bit is cleared to 0, keeping the I2C module in the reset state.

### 28.2.3 I2C Module Data Validity

The data on the SDA must be stable during the high period of the clock. See [Figure 28-4](#). The high and low state of the data line, the SDA, can only change when the clock signal is low.


**Figure 28-4. Bit Transfer on the I2C Bus**



### 28.2.4 I2C Module Start and Stop Conditions

START and STOP conditions are generated by a master I2C module.


- The START condition is defined as a high-to-low transition on the SDA line while SCL is high. A master drives this condition to indicate the start of data transfer. The bus is considered to be busy after the START condition, and the bus busy bit (BB) in I2CSR is set to 1.
- The STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. A master drives this condition to indicate the end of data transfer. The bus is considered to be free after the STOP condition, therefore the BB bit in I2CSR is cleared to 0.

**Figure 28-5. I2C Module START and STOP Conditions**


For the I2C module to start a data transfer with a START condition, the master mode bit (MST) and the START condition bit (STT) in the I2CMDR must both be set to 1. For the I2C module to end a data transfer with a STOP condition, the STOP condition bit (STP) must be set to 1. When the BB bit is set to 1 and the STT bit is set to 1, a repeated START condition is generated.

### 28.2.5 Serial Data Formats

The I2C module operates in byte data format. Each message put on the SDA line is 2 to 8-bits long. The number of messages that can be transmitted or received is unrestricted. The data is transferred with the most significant bit (MSB) first (Figure 28-6). Each message is followed by an acknowledge bit from the I2C if it is in receiver mode. The I2C module does not support little endian systems.

**Figure 28-6. I2C Module Data Transfer**


The first byte after a START condition (S) always consists of 8 bits that comprise either a 7-bit address plus the R/W bit, or 8 data bits. The eighth bit, R/W, in the first byte determines the direction of the data. When the R/W bit is 0, the master writes (transmits) data to a selected slave device; when the R/W bit is 1, the master reads (receives) data from the slave device. In acknowledgement mode, an extra bit dedicated for the acknowledgement (ACK) bit is inserted after each message.

The I2C module supports the following formats:

- 7-bit addressing format (Figure 28-7)
- 10-bit addressing format (Figure 28-8)
- 7-bit/10-bit addressing format with repeated START condition (Figure 28-9)
- Free-data format (Figure 28-10)

#### 28.2.5.1 7-Bit Addressing Format


In the 7-bit addressing format (Figure 28-7), the first byte after the START condition consists of a 7-bit slave address followed by the R/W bit (in the LSB). The R/W bit determines the direction of the data transfer:

- R/W = 0: The master writes (transmits) data to the addressed slave.
- R/W = 1: The master reads (receives) data from the slave.

An extra clock cycle dedicated for acknowledgement (ACK) is inserted after each byte. If the ACK is inserted by the slave after the first byte from the master, it is followed by n bits of data from the transmitter (master or slave, depending on the R/W bit). The device I2C allows n to be a number between 2 to 8, programmable by the bit count (BC) field of I2CMDR. After the data bits have been transferred, the receiver inserts an ACK bit.

To select the 7-bit addressing format, write 0 to the expanded address enable (XA) bit of I2CMDR and make sure the free data format mode is off (FDF = 0 in I2CMDR).

**Figure 28-7. I2C Module 7-Bit Addressing Format**




#### 28.2.5.2 10-Bit Addressing Format

The 10-bit addressing format is similar to the 7-bit addressing format, but the master sends the slave address in two separate byte transfers. In the 10-bit addressing format (Figure 28-8), the first byte is 11110b, the two MSBs of the 10-bit slave address, and the R/W bit. The ACK bit is inserted after each byte. The second byte is the remaining 8 bits of the 10-bit slave address. The slave must send an acknowledgement after each of the two byte transfers. Once the master has written the second byte to the slave, the master can either write data or use repeated a START condition to change the data direction.

To select the 10-bit addressing format, write 1 to the expanded address enable (XA) bit of I2CMDR and make sure the free data format mode is off (FDF = 0 in I2CMDR).


**Figure 28-8. I2C Module 10-bit Addressing Format**



#### 28.2.5.3 Using the Repeated START Condition

At the end of each byte, the master can drive another START condition (Figure 28-9). Using this capability, a master can transmit/receive any number of data bytes before generating a STOP condition. The length of a data byte can be from 2 to 8 bits. The repeated START condition can be used with the 7-bit addressing, 10-bit addressing, or the free data formats.

**Figure 28-9. I2C Module 7-Bit Addressing Format with Repeated START**




#### 28.2.5.4 Free Data Format

In this format (Figure 28-10), the first byte after a START condition is a data byte. The ACK bit is inserted after each byte, followed by another 8 bits of data. No address or data direction bit is sent. Therefore, the transmitter and receiver must both support the free data format. The direction of data transmission (transmit or receive) remains constant throughout the transfer.

To select the free data format, write a 1 to the free data format (FDF) bit of the I2CMDR. The free data format is not supported in the digital loop back mode.

**Figure 28-10. I2C Module in Free Data Format**



### 28.2.6 NACK Bit Generation

When the I2C module is a receiver (master or slave), it can acknowledge or ignore bits sent by the transmitter. To ignore any new bits, the I2C module must send a no-acknowledge (NACK) bit during the acknowledge cycle on the bus. [Table 28-1](#) summarizes the various ways a NACK can be generated.

**Table 28-1. Ways to Generate a NACK Bit**

I2C Module Condition	Basic NACK Bit Generation Options	Additional Option
Slave receiver mode	Disable data transfers (STT = 0)Allow an overrun condition (RSFULL = 1)Reset the module (IRS = 0)	Set the NACKMOD bit before the rising edge of the last data bit you intend to receive.
Master receiver mode and repeat mode (RM = 1)	Generate a STOP condition (STP = 1)Reset the module (IRS = 0)	Set the NACKMOD bit before the rising edge of the last data bit you intend to receive.
Master receiver mode with non-repeat mode (RM = 0)	If STP = 1, allow the internal data counter to count down to 0 and thus force a STOP condition.If STP = 0, make STP = 1 to generate a STOP condition.Reset the module (IRS = 0)	Set the NACKMOD bit before the rising edge of the last data bit you intend to receive.

In some applications, the slave cannot generate the ACK signal. If the IGNACK bit is set in the I2CEMDR register, the resulting NACK will be ignored and the I2C block will continue the data transfer.

## 28.3 I2C Operation Modes

### 28.3.1 Master Transmitter Mode

All masters begin in this mode. The I2C module is a master and transmits control information and data to a slave. In this mode, data assembled in any of the addressing formats shown in [Figure 28-7](#), [Figure 28-8](#), or [Figure 28-9](#) is shifted out onto the SDA pin and synchronized with the self-generated clock pulses on the SCL pin. The clock pulses are inhibited and the SCL pin is held low when the intervention of the device is required ( $\overline{XSMT} = 0$ ) after a byte has been transmitted.

---

**NOTE:** If the I2C is configured for two simultaneous master transmissions, wait until the MST and BB have been reset before performing the second master transmission.

---

Failure to wait for the MST and BB to reset will prevent the start condition on the second transfer from being issued and the bus BB will not be set. Typically the end of the first transfer is handled by polling BB. However, the MST bit is not reset at the same instant as the BB bit. As a result, when the second master transmission is initiated before the resetting of the MST, the MST bit for the second transfer is reset. This prevents the I2C from recognizing itself as the master, thus failing to occupy the bus.

### 28.3.2 Master Receiver Mode

In this mode, the I2C module is a master and receives data from a slave. This mode can only be entered from the master transmitter mode (the I2C module must first transmit a command to the slave). In any of the addressing formats shown in [Figure 28-7](#), [Figure 28-8](#), or [Figure 28-9](#), the master receiver mode is entered after the slave address byte and the R/W bit have been transmitted (if the R/W bit is 1). Serial data bits received on the SDA pin are shifted in with the self-generated clock pulses on the SCL pin. The clock pulses are inhibited and the SCL is held low when the intervention of the device is required ( $\overline{RSFULL} = 1$ ) after a byte has been received. At the end of the transfer, the master-receiver signals the end of data to the slave-transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave-transmitter then releases the data line allowing the master-receiver to generate a STOP condition or a repeated START condition.

In many applications, the size of the message is in the initial bytes of the message itself. Since the size of the message is not known to the master before the transmission/reception starts, the master must use the repeat mode in order to force the stop condition when the reception is completed. The repeat mode is enabled by setting the RM bit to 1. Due to the double buffer implementation on the receive side, the master must generate the stop condition ( $\overline{STP} = 1$ ) after reading the (message size - 1)<sup>th</sup> data.

### 28.3.3 Slave Transmitter Mode

In this mode, the I2C module is a slave and transmits data to a master. This mode can only be entered from the slave receiver mode (The I2C module must first receive a command from the master). In any of the addressing formats shown in [Figure 28-7](#), [Figure 28-8](#), or [Figure 28-9](#), the slave transmitter mode is entered if the slave address byte is the same as its own address and the R/W bit has been transmitted (if the R/W bit is set to 1). The slave transmitter shifts the serial data out on the SDA pin with the clock pulses that are generated by the master device. The slave device does not generate the clock, but it can hold the SCL pin low when intervention of the device is required ( $\overline{XSMT} = 0$ ) after a byte has been transmitted.

### 28.3.4 Slave Receiver Mode

In this mode, the I2C module is a slave and receives data from a master. All slaves begin in this mode. Serial data bits received on the SDA pin are shifted in with the clock pulses that are generated by the master device. The slave device does not generate the clock, but it can hold the SCL pin low while intervention of the device is required ( $\overline{RSFULL} = 1$ ) after a byte has been received.

### 28.3.5 Low Power Mode

The I2C module can be placed in low-power mode by a global low-power mode initiated by the system (by writing to the Peripheral Power-Down Set Register in the Peripheral Central Resource (PCR) module; Refer to the device Architecture Specification).

In effect, low-power mode shuts down all the clocks to the module. In global low-power mode, no registers are visible to the software; nothing can be written to or read from any register.

### 28.3.6 Free Run Mode

The I2C module can be placed in free run mode when the FREE bit (I2CMDR.14) is set to 1. This bit is primarily used on an emulator when encountering a breakpoint while debugging software. When the FREE bit is set to 0, the I2C responds differently depending on whether the SCL is high or low. If the SCL is low, the I2C stops immediately and keeps driving the SCL low whether the I2C is the master transmitter or receiver. If the SCL is high, the I2C waits until the SCL becomes a low and then stops. If the I2C is a slave, it stops when the transmission/reception completes.

### 28.3.7 Ignore NACK Mode

The I2C module can be placed in the ignore NACK mode by setting the IGNACK bit in the I2CEMDR register. This mode allows an I2C module that is configured as a master transmitter to ignore a NACK from a slave device that is not capable of generating a proper ACK signal.

## 28.4 I2C Module Integrity

The following section discusses how the I2C module maintains priorities and order among signals and commands.

### 28.4.1 Arbitration


If two or more master transmitters simultaneously start a transmission on the same bus, an arbitration procedure is invoked. [Figure 28-11](#) illustrates the arbitration procedure between two devices. The arbitration procedure uses the data presented on the SDA bus by the competing transmitters. The first master transmitter that generates a high is overruled by the other master that generates a low. The arbitration procedure gives priority to the device that transmits the serial data stream with the lowest binary value. The master transmitter that loses the arbitration switches to the slave receiver mode, sets the arbitration lost (AL) flag, and generates the arbitration-lost interrupt. The data transmitted by the other master module is salvaged, and the I2C continues to receive data from the master module. Should two or more devices send identical first bytes, arbitration continues on the subsequent bytes.

If, during a serial transfer, the arbitration procedure is still in progress when a repeated START condition or STOP condition is transmitted to I2C bus, the master transmitters involved must send the repeated START condition or STOP condition at the same position in the format frame. In other words, arbitration is not allowed between:

- A repeated START condition and a data bit
- A STOP condition and a data bit
- A repeated START condition and a STOP condition

Slaves are not involved in the arbitration procedure.

**Figure 28-11. Arbitration Procedure Between Two Master Transmitters**



### 28.4.2 I2C Clock Generation and Synchronization


Under normal conditions only one master device generates the clock signal; the SCL. During the arbitration procedure, however, there are two or more master devices and the clock must be synchronized so that the data output can be compared. [Figure 28-12](#) illustrates clock synchronization. The wired-AND property of the SCL line means that a device that first generates a low period on the SCL overrules the other devices. At this high-to-low transition, the clock generators of the other devices are forced to start their own low period. The SCL line is held low by the device with the longest low period. The other devices that finish their low periods must wait for the SCL line to be released before starting their high periods. A synchronized signal on the SCL is obtained where the slowest device determines the length of the low period and the fastest device determines the length of the high period.

If a device pulls down the clock line for a longer time, the result is that all clock generators must enter the wait state. In this way, a slave slows down a fast master and the slow device creates enough time to store a received byte or to prepare a byte to be transmitted.

**NOTE: I2C Protocol Fault**

The following conditions violate the clock spec as defined in the Philips I<sup>2</sup>C bus specification, v2.1 (*The I<sup>2</sup>C Specification*, Philips document number 9398 393 40011), and will result in an I<sup>2</sup>C protocol fault:  $I2CCLKH = 2$   $I2CCLKL = 2$   $I2CPSC = 2$ This will cause the SDA data transition to occur while the SCL is high.

**Figure 28-12. Synchronization of Two I<sup>2</sup>C Clock Generators During Arbitration**



### 28.4.3 Prescaler

The I<sup>2</sup>C module is operated by the module clock. This clock is generated by way of the I<sup>2</sup>C prescaler block. The prescaler block consists of a 8-bit register, I<sup>2</sup>CPSC, used for dividing down the device peripheral clock (VBUS\_CLK) to obtain a module clock between 6.7 MHz and 13.3 MHz.

### 28.4.4 Noise Filter

The noise filter is used to suppress any noises that are 50ns or less. It is designed to suppress noise with one module clock, assuming the lower and upper limits of the module clock are 6.7MHz and 13.3MHz, respectively.

## 28.5 Operational Information

The following section provides specific information about how the I2C module operates.

### 28.5.1 I2C Module Interrupts

The I2C module generates seven types of interrupts. These seven interrupts are accompanied with seven interrupt mask bits in the interrupt mask register (I2CIMR) and with seven interrupt flag bits in the status register (I2CSR).

#### 28.5.1.1 I2C Interrupt Requests

The I2C module generates the interrupt requests described below. All requests are multiplexed through an arbiter into a single I2C interrupt request to the CPU. Each interrupt request has a flag bit and an enable bit. Interrupts must be enabled prior to the occurrence of the expected interrupt condition. When one of the specified events occurs, the flag bit is set. If the corresponding enable bit is 0, the interrupt request is blocked. If the enable bit is 1, the interrupt request is forwarded to the CPU as an I2C interrupt request. As an alternative, the CPU can poll all of the bits shown in [Table 28-2](#).

**Table 28-2. Interrupt Requests Generated by I2C Module**

Flag	Name	Generated
AL	Arbitration-lost interrupt	Generated when the I2C module has lost an arbitration contest with another master-transmitter
NACK	No-acknowledge interrupt	Generated when the master I2C does not receive an acknowledge from the receiver
ARDY	Register-access-ready interrupt	Generated when the previously programmed address, data and command have been performed and the status bits have been updated. The interrupt is used to notify the device that the I2C registers are ready to be accessed.
RXRDY	Receive-data-ready interrupt	Generated when the received data in the receive-shift register (I2CSR) has been copied into the data receive register (I2CDRR). The RXRDY bit can also be polled by the device to determine when to read the received data in the I2CDRR.
TXRDY	Transmit-data-ready interrupt	Generated when the transmitted data has been copied from the data transmit register (I2CDXR) into the transmit-shift register (I2CXS). The TXRDY bit can also be polled by the device to determine when to write the next data into I2CDXR.
SCD	Stop-condition-detect interrupt	Generated when a STOP condition has been detected.
AAS	Address-as-slave interrupt	Generated when the I2C has recognized its own slave address or an address of all zeroes.

The interrupt vector register (I2CIVR) contains the binary-coded-interrupt vector that indicates the highest priority interrupt that is pending and enabled. When I2CIVR is read, the corresponding interrupt flags for AL, NACK and SCD are automatically cleared, if their interrupts are enabled. Reading the I2CIVR will not clear the AAS, ARDY, RXRDY, or TXRDY interrupt pending flags. Please see section [Section 28.6.3, I2C Status Register \(I2CSTR\)](#) for the method to clear these four flags.

If more than one interrupt is pending, a new interrupt will be generated for the next highest priority pending interrupt when you re-enable the I2C interrupt.

A transmit interrupt is generated just after the START condition in master transmitter mode. This ensures that the CPU will get an interrupt even if no slave returns an ACK to the slave address following the START condition.

It is important to note that when the I2C is configured to generate interrupts as a slave transmitter and the backward compatibility mode (BCM) bit is set to 1, an extra transmit interrupt occurs. The application should monitor the ACK from the master to determine whether to load another byte into I2CDXR. See Appendix A: Backward Compatibility Mode, for more information.

### 28.5.2 DMA Controller Events

The I2C module has two events that use the DMA controller to synchronously read received data (I2CREVNT) from I2CDRR, and synchronously write data (I2CWEVNT) to the transmit buffer, I2CDXR. The read and write events have the same timing as I2CRRDY (I2CRINT) and I2CXRDY (I2CXINT), respectively.

The CPU or the DMA controller reads the received data from I2CDRR and writes the data to be transmitted to I2CDXR. The RXRDY bit is automatically cleared when the DMA controller reads the I2CDRR register, and the TXRDY bit is automatically cleared when the DMA controller writes to the I2CDXR register.

Data written to I2CDXR is copied to I2CXSR and shifted out from the SDA pin when the I2C module is configured as a transmitter. When the I2C module is configured as a receiver, received data is shifted into ICRSR and copied to I2CDRR, which can be read by the CPU or the DMA controller.

A transmit event (I2CWEVNT) is generated after a START condition in master transmitter mode. This ensures that the DMA gets an event even if no slave returns an ACK to the slave address following the START condition.

---

**NOTE: Unexpected DMA transmit and receive event**

An unexpected DMA transmit event (ICXEVNT) and a DMA receive event (ICXRDY) are generated in 10-bit, master transmit, repeat mode. This event occurs soon after the start condition but before the first bit of the address is transmitted. In this event, no DMA activity should be initiated without the slave ACK being received.

---

### 28.5.3 I2C Enable/Disable

The I2C module can be enabled or disabled with the I2C reset enable bit (IRS) in the I2C module register (I2CMDR). This occurs in one of two ways:

- Write 0 to the I2C reset bit (IRS) in I2CMDR. All status bits are forced to the default values and the I2C mode remains disabled until IRS is changed to 1. The SDA and SCL pins are in the high impedance state.
- Initiate a device reset by driving the PORRST pin low. The entire device is reset and is held in the reset state until the pin is released and is driven high. When PORRST is released, all I2C module registers are reset to their default values. The IRS bit is forced to 0, which resets the I2C module. The I2C module stays in the reset state until a 1 is written to the IRS bit.

IRS must be 0 while the I2C module is being configured. Forcing IRS to 0 can be used to save power and also clear error conditions.

### 28.5.4 General Purpose I/O

Both of the I2C pins can be programmed to be general-purpose I/O pins via the I2C pin control registers (I2CPFNC, I2CDIR, I2CDOUT, and I2CDIN).

When the I2C module is not used, the I2C pins may be programmed to be either general purpose input or general-purpose output pins. This function is controlled in the I2CDIR and I2CPFNC registers. Note that each pin can be programmed to be either an I2C pin or a GIO pin.

If the I2C function is to be used, the application software must ensure that each pin is configured as an I2C pin and not a GIO pin, or else unexpected behavior may result.

### 28.5.5 Pull Up/Pull Down Function

I2C module pins can have either an active pull up or active pull down that makes it possible to leave the pins unconnected externally. The pins can be programmed to have the active pull function enabled or disabled by writing to the corresponding bit in the I2CPDIS register. Please see the device-specific data sheet for the default internal pull (pull-up, pull-down or no pull) on the pins.

The pull on the pins is programmable to a setting other than the default internal pull as specified in the data sheet. The pins can be programmed to have either an active pull up or an active pull down function by writing to the corresponding bit in I2CPSEL register. The pull up/pull down function is active on the pin only when the pull enabled is programmed in the I2CPDIS register.

The pull up/pull down functions are deactivated when a bidirectional pin is configured as an output. At system reset, the pull up function of all the pins is disabled. Please see the device-specific data sheet for the current supplied by the pull up/pull down.

### 28.5.6 Open Drain Function

The I2C pins can be programmed to include an open drain function when they are configured as output pins. This is done by writing to the corresponding bit of the I2CPDR register. When the open drain function is enabled, a low value (0) written to the data output register forces the pin to a low output voltage ( $V_{OL}$  or lower), whereas a high value (1) written to the data output register forces the pin to a high impedance state. The open drain function is disabled when the pin is configured as an input pin.

## 28.6 I2C Registers

**Table 28-3** provides a summary of the registers.

The upper word (upper 16 bits) of the below registers are all read as 0s. Writes have no effect on these bits. For a more detailed description of the individual bits, see the following sections.

**Table 28-3. I2C Control Register Summary**

Offset	Acronym	Register Description	Section
00	I2COAR	I2C Own Address Manager	<a href="#">Section 28.6.1</a>
04h	I2CIMR	I2C Interrupt Mask Register	<a href="#">Section 28.6.2</a>
08h	I2CSTR	I2C Status Register	<a href="#">Section 28.6.3</a>
0Ch	I2CCKL	I2C Clock Divider Low Register	<a href="#">Section 28.6.4</a>
10h	I2CCKH	I2C Clock Control High Register	<a href="#">Section 28.6.5</a>
14h	I2CCNT	I2C Data Count Register	<a href="#">Section 28.6.6</a>
18h	I2CDRR	I2C Data Receive Register	<a href="#">Section 28.6.7</a>
1Ch	I2CSAR	I2C Slave Address Register	<a href="#">Section 28.6.8</a>
20h	I2CDXR	I2C Data Transmit Register	<a href="#">Section 28.6.9</a>
24h	I2CMDR	I2C Mode Register	<a href="#">Section 28.6.10</a>
28h	I2CIVR	I2C Interrupt Vector Register	<a href="#">Section 28.6.11</a>
2Ch	I2CEMDR	I2C Extended Mode Register	<a href="#">Section 28.6.12</a>
30h	I2CPSC	I2C Prescale Register	<a href="#">Section 28.6.13</a>
34h	I2CPID1	I2C Peripheral ID Register 1	<a href="#">Section 28.6.14</a>
38h	I2CPID2	I2C Peripheral ID Register 2	<a href="#">Section 28.6.15</a>
3Ch	I2CDMACR	I2C DMA Control Register	<a href="#">Section 28.6.16</a>
40h-44h	Reserved	Reserved	
48h	I2CPFNC	I2C Pin Function Register	<a href="#">Section 28.6.17</a>
4Ch	I2CPDIR	I2C Pin Direction Register	<a href="#">Section 28.6.18</a>
50h	I2CDIN	I2C Data Input Register	<a href="#">Section 28.6.19</a>
54h	I2CDOUT	I2C Data Output Register	<a href="#">Section 28.6.20</a>
58h	I2CDSET	I2C Data Set Register	<a href="#">Section 28.6.21</a>
5Ch	I2CDCLR	I2C Data Clear Register	<a href="#">Section 28.6.22</a>
60h	I2CPDR	I2C Pin Open Drain Register	<a href="#">Section 28.6.23</a>
64h	I2CPDIS	I2C Pull Disable Register	<a href="#">Section 28.6.24</a>
68h	I2CPSEL	I2C Pull Select Register	<a href="#">Section 28.6.25</a>
6Ch	I2CSRS	I2C Pins Slew Rate Select Register	<a href="#">Section 28.6.26</a>

---

**NOTE:** The actual base address of these registers are device- and CPU-specific. See the specific device data sheet to verify the I2C register addresses.

---

### 28.6.1 I2C Own Address Manager (I2COAR)

The 16-bit memory-mapped I2C own address register is used to specify its own address. [Figure 28-13](#) and [Table 28-4](#) describe this register.

**Figure 28-13. I2C Own Address Manager Register (I2COAR) [Offset = 00]**

15	10	9	0
Reserved		OA	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-4. I2C Own Address Manager Register (I2COAR) Field Descriptions**

Bit	Field	Value	Description
15-10	Reserved	0	Read returns 0. Writes have no effect.
9-0	OA	0-3FFh	Own address  These bits reflect the bus address of the I2C module. When the expand address (XA) bit I2CMDR.8 is set to 1, the I2C is in expand address mode (10-bit addressing mode). In either 7 or 10-bit address mode, all 10-bits are both readable and writable. Bits 7, 8, and 9 should only be used in 10-bit address mode. <a href="#">Table 28-5</a> provides the correct modes for these bits. Note that the user can program the I2C own address to any value as long as it does not conflict with other components in the system.

**Table 28-5. Correct Mode for Bits OA.9:0**

Bits Used	Mode	Value of XA
OA.6:0	7 Bit Addressing	0
OA.9:0	10 Bit Addressing	1

### 28.6.2 I2C Interrupt Mask Register (I2CIMR)

The 7-bit memory mapped I2C interrupt mask register is used by the device to enable/disable the interrupts. [Figure 28-14](#) and [Table 28-6](#) describe this register.

**Figure 28-14. I2C Interrupt Mask Register (I2CIMR) [Offset = 04h]**

								15	8
								Reserved	
								R-0	
7	6	5	4	3	2	1	0		
Reserved	AASEN	SCDEN	TXRDYEN	RXRDYRN	ARDYEN	NACKEN	ALEN		
R-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-6. I2C Interrupt Mask Register (I2CIMR) Field Descriptions**

Bit	Field	Value	Description
15-7	Reserved	0	Read returns 0. Writes have no effect.
6	AASEN	0	Address As Slave Interrupt Enable
		1	The AASEN interrupt is disabled. The AASEN interrupt is enabled.
5	SCDEN	0	Stop Condition Interrupt Enable
		1	The SCDEN interrupt is disabled. The SCDEN interrupt is enabled.
4	TXRDYEN	0	Transmit Data Ready Interrupt Enable
		1	The TXRDYEN interrupt is disabled. The TXRDYEN interrupt is enabled.
3	RXRDYEN	0	Receive Data Ready Interrupt Enable
		1	The RXRDYEN interrupt is disabled. The RXRDYEN interrupt is enabled.
2	ARDYEN	0	Register Access Ready Interrupt Enable
		1	The ARDYEN interrupt is disabled. The ARDYEN interrupt is enabled.
1	NACKEN	0	No Acknowledgement Interrupt Enable
		1	The NACKEN interrupt is disabled. The NACKEN interrupt is enabled.
0	ALEN	0	Arbitration Lost Interrupt Enable
		1	The ALEN interrupt is disabled. The ALEN interrupt is enabled.

### 28.6.3 I2C Status Register (I2CSTR)

Figure 28-15 and Table 28-7 describe this register.

**Figure 28-15. I2C Status Register (I2CSR) [Offset = 08h]**

15	14	13	12	11	10	9	8
Reserved	SDIR	NACKSNT	BB	RSFULL	XSMT	AAS	AD0
R-0	R/W-0	R/W-0	R-0	R-0	R/W-1	R-0	R-0
7	6	5	4	3	2	1	0
Reserved	SCD	TXRDY	RXRDY	ARDY	NACK	AL	
R-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-7. I2C Status Register (I2CSTR) Field Descriptions**

Bit	Field	Value	Description
15	Reserved	0	Read returns 0. Writes have no effect.
14	SDIR	Slave direction	Setting this bit to 1 indicates that the I2C slave is a transmitter. Clearing this bit to 0 indicates that the I2C is a master transmitter/receiver or a slave receiver. This bit is also cleared by the STOP or START conditions. In DLB mode (in which the configuration should be master-transmitter slave-receiver), this bit is cleared to 0. <b>Writing a 1 to this bit will clear it.</b>
			0 The I2C is a master transmitter/receiver or a slave receiver.
			1 The I2C is a slave transmitter.
13	NACKSNT	No acknowledge sent	This bit is set to 1 to indicate that a no acknowledgement (NACK) has been sent because the NACKMOD bit was set to 1. <b>Writing a 1 to this bit will clear it.</b>
			0 A NACK has not been sent.
			1 A NACK was sent because the NACKMOD was set to 1.
12	BB	Bus busy	This bit indicates the state of the serial bus. On reception of a START condition or if the I2C detects a low state on I2CSCL, the device sets BB = 1. If the nIRS is set to 1 during transaction between other I2C devices, the BB bit is set at the first falling edge of SCL or START condition. BB is cleared to 0 after the reception of a STOP condition. BB is kept to 0 regardless of the SCL state when the I2C is in reset (nIRS = 0). 0 The bus is free. 1 The bus is busy.
11	RSFULL	Receiver shift full	This bit is set to 1 to indicate that the receiver has experienced overrun. Overrun occurs when the receive shift register is full and I2CDRR has not been read since the receive shift register to I2CDRR transfer. The contents of I2CDRR are not lost. The I2C core logic is holding for I2CDRR read access. This bit is also set when, in master-repeat-mode, the I2C receives a byte of data. There is no difference between RXRDY and RSFULL in this case. The I2C master will not continue the transfer as long as the received data is in the I2CDRR or receive shift register. <b>RSFULL is cleared when reading the I2CDRR, resetting the I2C (IRS_=0), or resetting the device.</b>
			0 No overrun has occurred.
			1 An overrun has occurred.

**Table 28-7. I2C Status Register (I2CSTR) Field Descriptions (continued)**

Bit	Field	Value	Description
10	XSMT	0	Transmit shift empty  This bit is cleared to 0 to indicate that the transmitter has experienced underflow. Underflow occurs when the transmit shift register is empty and I2CDXR has not been loaded since the last I2CDXR to transmit shift register transfer. The I2C core logic is waiting for I2CDXR write access.  <b>XMSTn is set to 1 as a result of writing to I2CDXR, by resetting the I2C block(IRS=0), or by resetting the device.</b>
			In repeat mode, if the I2C in master transmitter mode is holding transfer with XSMTn = 0 (i.e. waiting for further action) and the STT or STP bit is set, XSMTn is set to 1 by hardware.
		1	An underflow has occurred. No underflow has occurred.
9	AAS	0	Address as slave  <b>This bit cannot be cleared by writing a 1 to the bit or by reading the I2CIVR register.</b>
			This bit is cleared by a STOP condition or detection of any address byte that does not match I2COAR.
		1	This bit is set to 1 by the device when it has recognized its own slave address or an address of all zeros (general call).
8	AD0	0	Address zero status  A START or STOP condition was detected. No general call was detected.
			An address of all zeros (general call) was detected.
7-6	Reserved	0	Read returns 0. Writes have no effect.
5	SCD	0	Stop condition detect interrupt flag  This bit is set to 1 when the I2C receives or sends a STOP condition.  <b>This bit is cleared to 0 by writing a 1 to this bit or reading the value 0x0006 from I2CIVR. Writing a 1 to this bit will clear the value 0x0006 from I2CIVR.</b>
			No STOP condition has been sent or received.
		1	A STOP condition has been sent or received.
4	TXRDY	0	Transmit data ready interrupt flag  This bit is set to 1 to indicate when data in the transmit data register, I2CDXR, has been copied into the transmit shift register. This bit can also be polled by the device to indicate when to write the next transmitted data into the I2CDXR. <b>Writing a 1 to this bit will set it.</b>  <b>This bit is cleared to 0 and code 0x0005 in I2CIVR is cleared when the I2CDXR is written. This bit cannot be cleared by reading the I2CIVR register.</b>
			I2CDXR contains data to transmit.
		1	I2CDXR is empty.
3	RXRDY	0	Receive data ready interrupt flag  This bit is set to 1 to indicate when the data in the receive shift register has been copied into the data receive register (I2CDRR). This bit can also be polled by the device to indicate when to read the received data in the I2CDRR.  <b>Writing a 1 to this bit or reading from I2CDRR will clear this bit, and will also clear code 0x0004 from I2CIVR. This bit cannot be cleared by reading the I2CIVR register.</b>
			The I2CDRR has been read.
		1	The received data has been written into the I2CDRR.

**Table 28-7. I2C Status Register (I2CSTR) Field Descriptions (continued)**

Bit	Field	Value	Description
2	ARDY	0	<p>Register access ready interrupt flag</p> <p>This bit is set to 1 when the previously programmed address, data and command has been performed and the status bit has been updated. The flag is used by the device to indicate that the I2C registers are ready to be accessed again.</p> <p><b>This bit is automatically cleared by hardware when writing data to I2CDXR in transmit mode, reading data from I2CDRR in receive mode, or setting STT or STP bit. Writing a 1 to this bit will clear this bit. This bit cannot be cleared by reading the I2CIVR register.</b></p> <p>When RM=0, ARDY is set when I2CCNT is passed 0 if STP register bit has not been set. When RM=1, ARDY is set at each byte end.</p> <p>When FDF is 0, ARDY is asserted after the ACK for the slave address. When FDF is 1, there is no slave address. Therefore, ARDY is asserted after sending the start condition.</p>
			<p>0      Nonrepeat mode, (RM = 0): I2C registers are not ready to be accessed.</p> <p>Repeat mode (RM = 1): I2C registers are not ready to be accessed.</p>
		1	<p>Nonrepeat mode, (RM = 0): ICCNT passes 0 (if STP bit has not been set).</p> <p>Repeat mode (RM = 1): The end of each byte was transmitted from I2CDXR.</p>
1	NACK	0	<p>No acknowledgement interrupt</p> <p>This bit is set to 1 when the master I2C does not receive an acknowledgement from the receiver. This bit is set only when the I2C has received a no-acknowledge in master mode. This bit is NOT set by no-acknowledgement after Start byte. In master start byte mode, the first byte (address of all zeroes) receives a NACK but does not clear the stop bit.</p> <p><b>Writing a 1 to this bit or reading the value 0x0002 from I2CIVR will clear this bit.</b></p>
			<p>0      An acknowledge was detected.</p> <p>1      No acknowledge was detected or the I2C is operating in the general call, even though an acknowledgement was received. This value clears the STP bit.</p>
0	AL	0	<p>Arbitration lost interrupt flag</p> <p>This bit is set to 1 when arbitration has been lost.</p> <p><b>Writing a 1 to this bit or reading the value 0x0001 from I2CIVR will clear this bit.</b></p>
			<p>0      No loss of arbitration has been detected.</p> <p>1      The device in the master transmitter mode senses it has lost an arbitration. This occurs when two or more transmitters start a transmission almost simultaneously or when the I2C attempts to start a transfer while BB=1. When this is set to 1 due to arbitration lost, the device becomes a slave receiver and the MST, STT and STP bits in I2CMDR are cleared to 0.</p>

#### 28.6.4 I2C Clock Divider Low Register (I2CCKL)

The I2C clock divider low register is a 16-bit memory mapped register used to divide the master clock down to obtain the I2C serial clock low time. [Figure 28-16](#) and [Table 28-8](#) describe this register.

**Figure 28-16. I2C Clock Divider Low Register (I2CCKL) [Offset = 0Ch]**

15		0
	CLKL	
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-8. I2C Clock Divider Low Register (I2CCKL) Field Descriptions**

Bit	Field	Value	Description
15-0	CLKL	0xFFFFh	<p>Low time clock division factor</p> <p>Used to divide down the module clock to create the low time portion of the master clock signal that will appear on the SCL pin.:</p> $LowTime = \left( \frac{I2CCKL + d}{ModuleClockFrequency} \right) \quad (65)$ <p>where <math>d</math> is the value that depends on the I2CPSC (see <a href="#">Section 28.1.3</a>).</p> <p>This register must be configured while the I2C is still in reset (nIRS = 0).</p>

#### 28.6.5 I2C Clock Control High Register (I2CCKH)

The I2C clock divider high register is a 16-bit memory mapped register used to divide the master clock down to obtain the I2C serial clock high time. [Figure 28-17](#) and [Table 28-9](#) describe this register.

**Figure 28-17. I2C Clock Control High Register (I2CCKH) [Offset = 10h]**

15		0
	CLKH	
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-9. I2C Clock Control High Register (I2CCKH) Field Descriptions**

Bit	Field	Value	Description
15-0	CLKH	0xFFFFh	<p>High time clock division factor</p> <p>Used to divide down the module clock to create the high time portion of the master clock signal that will appear on the SCL pin.:</p> $HighTime = \left( \frac{I2CCKH + d}{ModuleClockFrequency} \right) \quad (66)$ <p>where <math>d</math> is the value that depends on the I2CPSC (see <a href="#">Section 28.1.3</a>).</p> <p>This register must be configured while the I2C is still in reset (nIRS = 0).</p>

### 28.6.6 I2C Data Count Register (I2CCNT)

The I2C data count register is a 16-bit memory mapped register used to count received or transmitted data bytes. This register is also used to generate the STOP condition which terminates the transfer after the counter reaches zero. [Figure 28-18](#) and [Table 28-10](#) describe this register.

**Figure 28-18. I2C Data Count Register (I2CCNT) [Offset = 14h]**

15	CNT	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-10. I2C Data Count Register (I2CCNT) Field Descriptions**

Bit	Field	Value	Description
15-0	CNT	0xFFFFh 00 1h	Data counter This down counter is used to generate a stop condition if a stop condition is specified (STP=1). <b>Note: ICCNT is a don't care when RM is set to 1.</b> The data counter is 65536. The data counter is 1.

### 28.6.7 I2C Data Receive Register (I2CDRR)

The I2C data receive register is a 16-bit memory mapped register used by the device to read the received data. [Figure 28-19](#) and [Table 28-11](#) describe this register.

**Figure 28-19. I2C Data Receive Register (I2CDRR) [Offset = 18h]**

15	Reserved	8	7	0
	R-0			DATARX R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-11. I2C Data Receive Register (I2CDRR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	DATARX	0-FFh	Receive data A read from this register clears the RXRDY bit and clears code 4h from the I2CIVR register.

### 28.6.8 I2C Slave Address Register (I2CSAR)

The I2C slave address register is a 16-bit memory-mapped register used to specify the address of the slave device to communicate to on the I2C bus. [Figure 28-20](#) and [Table 28-12](#) describe this register.

**Figure 28-20. I2C Slave Address Register (I2CSAR) [Offset = 1Ch]**

15	10	9	0
Reserved		SA	
R-0		R/W-3FFh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-12. I2C Slave Address Register (I2CSAR) Field Descriptions**

Bit	Field	Value	Description
15-10	Reserved	0	Read returns 0. Writes have no effect.
9-0	SA		7- or 10-bit programmable slave address In either mode, all 10-bits are readable and writable. Bits 7, 8, and 9 should only be used in 10-bit address mode. <a href="#">Table 28-13</a> illustrates the correct mode for each bit.

**Table 28-13. Correct Modes for Bits SA(9-0)**

Bits Used	Mode	Value of XA
SA(6-0)	7-bit addressing	0
SA(9-0)	10-bit addressing	1

### 28.6.9 I2C Data Transmit Register (I2CDXR)

[Figure 28-21](#) and [Table 28-14](#) describe this register.

**Figure 28-21. I2C Data Transmit Register (I2CDXR) [Offset = 20h]**

15	8	7	0
Reserved		DATATX	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-14. I2C Data Transmit Register (I2CDXR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	DATATX	0-FFh	Transmit data Data written to this register will be transmitted on the I2C bus. A write to this register clears the TXRDY bit and clears code 0x05 from the I2CIVR register.

### 28.6.10 I2C Mode Register (I2CMDR)

Figure 28-22 and Table 28-15 describe this register.

**Figure 28-22. I2C Mode Register (I2CMDR) [Offset = 24h]**

15	14	13	12	11	10	9	8
NACKMOD	FREE	STT	Reserved	STP	MST	TRX	XA
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2		0
RM	DLB	nIRS	STB	FDF		BC	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-15. I2C Mode Register (I2CMDR) Field Descriptions**


Bit	Field	Value	Description		
15	NACKMOD		No-acknowledge (NACK) mode		
			This bit is used to send an acknowledge (ACK) or a no-acknowledge (NACK) to the transmitter. This bit is only applicable when the I2C is in receiver mode. In master receiver mode, when the internal data counter decrements to zero, the I2C sends a NACK. The master receiver I2C finishes a transfer when it sends a NACK. The I2C ignores ICCNT when NACKMOD is 1. The NACKMOD bit should be set before the rising edge of the last data bit if a NACK must be sent, and this bit is cleared once a NACK has been sent.		
			The I2C sends an ACK to the transmitter during the acknowledge cycle.		
14	FREE	0	The I2C sends a NACK to the transmitter during the acknowledge cycle.		
			Free running bit		
			This bit is used to determine the state of the I2C when a breakpoint is encountered in the high level language (HLL) debugger.		
13	STT	0	The I2C stops immediately if SCL is low and keeps driving SCL low if the I2C master is a transmitter/receiver. If SCL is high, I2C waits until SCL becomes low and then stops. If the I2C is a slave, it will stop when the transmission/reception completes.		
			The I2C runs free.		
			Start condition		
12	Reserved	0	The start condition bit works with the STP bit (master only mode). The STT and STP bits are configured to generate different transfer formats (see Table 28-16). The STT and STP bits can be used to terminate the repeat mode. This bit takes one I2C module clock cycle to set.		
			The STT is reset to 0 by the hardware after the START condition has been generated.		
			STT is set to 1 by the device to generate a START condition. In master mode, setting STT to 1 generates a START condition.		
11	STP	0	Read returns 0. Writes have no effect.		
10			Stop condition		
			1(Master mode only) This bit can be set to a 1 by the CPU to generate a stop condition. It is reset to 0 by the hardware after the stop condition has been generated. The stop condition is generated when ICCNT passes 0 when the I2C is in non-repeat mode (RM=0). In repeat mode (RM=1), the stop condition is generated if STP bit is 1. In transmitter mode, I2CTXRDY needs to be 1 (i.e. you have to set STP bit unless you write data into I2CDXR).		
			STP is reset to 0 by the hardware after the STOP condition has been generated.		
10	MST	1	STP is set to 1 by the device to generate a STOP condition.		
			Master/slave mode bit		
			This bit determines whether the module will operate in master or slave mode; see Table 28-17. This bit is cleared after generating a STOP condition. The BB bit is cleared first, and MST bit is cleared second. Before starting the next transaction in master mode, this bit must be confirmed to be cleared.		
10	MST	0	The module is in the slave mode and the clock is received from the master device.		
			The module is in the master mode and it generates the clock. This bit is cleared when the transfer has completed.		

**Table 28-15. I2C Mode Register (I2CMDR) Field Descriptions (continued)**

Bit	Field	Value	Description
9	TRX	0	Transmit/receive bit This bit determines the direction of data transmission of the I2C module. See <a href="#">Table 28-17</a> .
			The module is in the receive mode and data on the SDA line is shifted into the data register I2CDRR.
		1	The module is in the transmit mode and the data in the I2CDXR is shifted out on the SDA line.
8	XA	0	Expand address enable bit This bit controls the addressing mode. When XA is set to 1, the I2C does not support the combined format in master mode operations. However, the I2C will acknowledge and support the formats when configured as a slave. This bit needs to be configured even if the I2C is in slave mode.
			The mode is set to 7-bit addressing mode (normal address mode).
		1	The mode is set to 10-bit addressing mode (expanded address mode).
7	RM	0	Repeat mode enable bit (Master mode only) This bit is a 'don't care' if the module is configured in slave mode (MST = 0); see <a href="#">Table 28-16</a> . Each time a byte of data is received, the user should decide whether or not to continue receiving more data. See <a href="#">Figure 28-23</a> for a diagram of this function.
			The mode is not in repeat mode.
		1	In repeat mode, data is continuously transmitted out of the ICDXR or received into the ICDRR until the STP bit is set to 1 regardless of ICCNT value. See <a href="#">Table 28-16</a> for module conditions.
6	DLB	0	Digital loop back enable bit This bit disables or enables the digital loopback mode of the I2C. This bit only applies in Master transmitter mode.
			Digital loop back mode is disabled.
		1	Digital loop back mode is enabled. In digital loop back mode, data transmitted out of the I2CDXR will be received in the I2CDRR. The address of the I2COAR is output on SDA.
5	nIRS	0	I2C reset enable bit When set to 0, this bit will place all status registers in this module to their default state. Resetting nIRS during a data transfer can hang the I2C bus.
			I2C is in reset.
		1	I2C is out of reset.
4	STB	0	Start byte mode enable bit (Master mode only) The Start byte mode bit is set to 1 by the CPU to configure the I2C in Start byte mode. The I2C sends "00000001" regardless of the I2CSAR value. Refer to the Philips I2C specification for more details.
			The module is not in START byte mode.
		1	The module is in START byte mode.
3	FDF	0	Free data format enable bit This bit configures the module to operate in free data format mode (see <a href="#">Table 28-17</a> ) in both master and slave modes. When FDF is 0, ARDY is asserted after ACK for the slave address. When FDF is 1, there is no slave address. Therefore, ARDY is asserted after sending the start condition. FDF mode is not supported in digital loop back mode.
			The module is not in free data format mode.
		1	The module is in free data format mode.
2-0	BC	Bit count	
		This bit defines the number of bits starting from the LSB (excluding the acknowledge bit) that are sent on the bus when data is written to the data transmit register. If the bits BC0, BC1, and BC2 are all 0, then the number of bits sent on the bus is 8. If the bit count bits are a non-zero value, then the number of bits sent on the bus is that value. The value "001" is reserved. When performing a transfer using the bit count of, for example, n (where n is nonzero), only the n least significant bits in the data receive register are valid and correct. The rest of the bits should be disregarded. See <a href="#">Table 28-18</a> for more information.	

**Figure 28-23. Typical Timing Diagram of Repeat Mode**

Master-transmitter (repeat mode)  
(Please note that this behavior is independent of BCM bit)


**Table 28-16. I2C Module Condition, Bus Activity, and Mode**

RM	STT	STP	Condition	Bus Activities <sup>(1)</sup>	Mode
0	0	0	Idle	None	N/A
0	0	1	Stop	P	N/A
0	1	0	(Repeat) Start	S-A-D..(n)..D	Repeat n
0	1	1	(Repeat) Start-Stop	S-A-D..(n)..D-P	Repeat n
1	0	0	Idle	none	N/A
1	0	1	Stop	P	N/A
1	1	0	(Repeat) Start	S-A-D-D-D-....	Continuous
1	1	1	Reserved	none	N/A

<sup>(1)</sup> P = Stop condition; S = Start condition; A = Acknowledge bit; D = data

**Table 28-17. I2C Module Operating Modes**

FDF	MST	TRX	Operating Mode
0	0	x	Slave in non-FDF mode
0	1	0	Master receive in non-FDF mode
0	1	1	Master transmit in non-FDF mode
1	0	0	Slave receive in FDF mode
1	0	1	Slave transmit in FDF mode
1	1	0	Master receive in FDF mode
1	1	1	Master transmit in FDF mode

**Table 28-18. Number of Bits Sent on Bus**

BC2	BC1	BC0	Bits in FDF	Bits with ACK
0	0	0	8	9
0	0	1	NA (reserved)	NA(reserved)
0	1	0	2	3
0	1	1	3	4
1	0	0	4	5
1	0	1	5	6
1	1	0	6	7
1	1	1	7	8



### 28.6.11 I2C Interrupt Vector Register (I2CIVR)

The I2C interrupt vector register is a 16-bit memory-mapped register used to indicate the occurrence of an interrupt. [Figure 28-24](#) and [Table 28-19](#) describe this register.

**Figure 28-24. I2C Interrupt Vector Register (I2CIVR) [Offset = 28h]**

15	12	11	8	7	3	2	0
Reserved		TESTMD		Reserved		INTCODE	

R-0                    R/W-0                    R-0                    R/WC-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; -n = value after reset

**Table 28-19. I2C Interrupt Vector Register (I2CIVR) Field Descriptions**

Bit	Field	Value	Description
15-12	Reserved	0	Read returns 0. Writes have no effect.
11-8	TESTMD	0-3h	Reserved for internal testing.
7-3	Reserved	0	Read returns 0. Writes have no effect.
2-0	INTCODE	0-3h	<p>Interrupt Code Bits</p> <p>This binary coded interrupt vector indicates which interrupt has occurred. If there is more than one interrupt pending, reading I2CIVR provides the vector for the highest priority interrupt that is pending.</p> <p>Reading the I2CIVR will clear the corresponding flags in I2CSTR for AL, NACK and SCD as long as those interrupts are enabled. A new interrupt will be generated for each pending source.</p> <p>Reading I2CIVR will clear the INTCODE for AL, NACK, SCD, AAS, RXRDY and TXRDY.</p> <p>Reading I2CIVR <b>will not</b> clear the INTCODE for ARDY.</p> <p>The INTCODE for certain codes can also be cleared by either writing a 1 to the corresponding interrupt flag bits in I2CSTR, or by reading and writing to the receive or transmit registers. Please see <a href="#">Section 28.6.3, I2C Status Register (I2CSTR)</a> for more details.</p> <p>Users must read (clear) the I2CIVR before doing another start otherwise the I2CIVR could contain incorrect (old interrupt flag) value.</p>

**Table 28-20. Interrupt Codes for INTCODE Bit**

Code	INTCODE(2-0)	Interrupt Occurred
00	000	none
01h	001 (highest priority)	Arbitration lost (AL)
02h	010	No acknowledgement (NACK)
03h	011	Receive access ready (ARDY)
04h	100	Receive data ready (RXRDY)
05h	101	Transmit data ready (TXRDY)
06h	110	Stop condition detection (SCD)
07h	111 (lowest priority)	Address as slave (AAS)

### 28.6.12 I2C Extended Mode Register (I2CEMDR)

The I2C extended mode register is a 16-bit memory-mapped register that contains additional mode select bits. [Figure 28-25](#) and [Table 28-21](#) describe this register.

**Figure 28-25. I2C Extended Mode Register (I2CEMDR) [Offset = 2Ch]**

15	Reserved	2	1	0
	R-0	IG NACK	BCM	R/W-0 R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-21. I2C Extended Mode Register (I2CEMDR) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	IGNACK	0	Ignore NACK mode The master transmitter will operate normally, discontinue the data transfer, and set the ARDY and NACK status bits when a NACK signal is received from the slave. 1 The master transmitter will ignore a NACK received from the slave.
0	BCM	0	Backwards compatibility mode When set to 1, the I2C is compatible with previous versions of the I2C. This means the TXRDY interrupt is generated in slave-transmit mode when TXRDY is set and the I2C needs more data to transmit. This behavior causes an extra TXRDY interrupt to be generated because the I2C recognizes the end of transfer after generating an interrupt for the next byte of data. When BCM is 0, the TXRDY interrupt in slave-transmit mode is generated when XSMT = 1. In this case, the I2C generates an interrupt for the next byte after receiving the ACK from previous data. The setting of this bit only applies to slave transmit mode. 1 The I2C is <b>not</b> in compatibility mode. The I2C is in compatibility mode.

### 28.6.13 I2C Prescale Register (I2CPSC)

The I2C prescaler register is a 16-bit memory-mapped register used for dividing down the VBUS\_CLK to obtain a module clock frequency between 6.7 MHz and 13.3 MHz. [Figure 28-26](#) and [Table 28-22](#) describe this register.

**Figure 28-26. I2C Prescale Register (I2CPSC) [Offset = 30h]**

15	8	7	0
Reserved		PSC	
	R-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-22. I2C Prescale Register (I2CPSC) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	PSC	0-FFh	Prescale 8-bit prescaler to divide down the VBUS clock to obtain the I2C module clock. This register must be initialized while the I2C is still in reset (nIRS = 0). The value takes effect on the rising edge of nIRS. See <a href="#">Section 28.1.3</a> for more information.

### 28.6.14 I2C Peripheral ID Register 1 (I2CPID1)

Figure 28-27 and Table 28-23 describe this register.

**Figure 28-27. I2C Peripheral ID Register 1 (I2CPID1) [Offset = 34h]**

15	8	7	0
CLASS			REVISION
R-1			R-46h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-23. I2C Peripheral ID Register 1 (I2CPID1) Field Descriptions**

Bit	Field	Value	Description
15-8	CLASS	0-FFh	Peripheral class These bits identify the class of peripheral.
7-0	REVISION	0-FFh	Revision level of the I2C These bits identify the revision level of the I2C.

### 28.6.15 I2C Peripheral ID Register 2 (I2CPID2)

Figure 28-28 and Table 28-24 describe this register.

**Figure 28-28. I2C Peripheral ID Register 2 (I2CPID2) [Offset = 38h]**

15	8	7	0
Reserved			TYPE
R-0			R-5

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-24. I2C Peripheral ID Register 2 (I2CPID2) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Read returns 0. Writes have no effect.
7-0	TYPE	0-FFh	Peripheral type These bits identify the type of peripheral.

### 28.6.16 I2C DMA Control Register (I2CDMACR)

This register contains the transmit and receive DMA enable bits. [Figure 28-29](#) and [Table 28-25](#) describe this register.

**Figure 28-29. I2C DMA Control Register (I2CDMACR) [Offset = 3Ch]**

15	Reserved	2	1	0
	R-0		R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-25. I2C DMA Control Register (I2CDMACR) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	TXDMAEN	0	Transmitter DMA enable
			This bit controls the transmit DMA event pin to the system. When this bit is a 1, the DMA transmit event is enabled and the DMA can occur. When this bit is a 0, the DMA transmit event is disabled.
			Writing a 1 to this bit will send a TXDMA request to the DMA module if PINFUNC is also set to 0.
0	RXDMAEN	0	The transmit DMA is disabled.
		1	The transmit DMA is enabled.
0	RXDMAEN	0	Receive DMA enable
			This bit controls the receive DMA event pin to the system. When this bit is 1, the DMA receive event is enabled and the DMA can occur. When this bit is a 0, the DMA receive event is disabled.
			The receive DMA is disabled.
		1	The receive DMA is enabled.

### 28.6.17 I2C Pin Function Register (I2CPFNC)

[Figure 28-30](#) and [Table 28-26](#) describe this register.

**Figure 28-30. I2C Pin Function Register (I2CPFNC) [Offset = 48h]**

15	Reserved	1	0
	R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-26. I2C Pin Function Register (I2CPFNC) Field Descriptions**

Bit	Field	Value	Description
15-1	Reserved	0	Read returns 0. Writes have no effect.
0	PINFUNC	0	SDA and SCL Pin Function
			This bit controls whether the SDA and SCL pins function as I2C pins or as I/O pins.
			The SDA and SCL pins function as I2C pins.
		1	The SDA and SCL pins function as I/O pins.

### 28.6.18 I2C Pin Direction Register (I2CPDIR)

This register is used to independently configure each I2C pin, when configured as a general purpose I/O, as either an input or output. [Figure 28-31](#) and [Table 28-27](#) describe this register.

**Figure 28-31. I2C Pin Direction Register (I2CPDIR) [Offset = 4Ch]**

15	Reserved	2	1	0
	R-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-27. I2C Pin Direction Register (I2CPDIR) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	SDADIR	0	SDA direction
			This bit controls the direction of the I2C SDA pin when configured as a GPIO.
			The SDA pin functions as an input.
0	SCLDIR	1	SDA pin functions as an output.
			SCL direction
			This bit controls the direction of the I2C SCL pin when configured as a GPIO.
0	SCLDIR	0	The SCL pin functions as an input.
			The SCL pin functions as an output.

### 28.6.19 I2C Data Input Register (I2CDIN)

[Figure 28-32](#) and [Table 28-28](#) describe this register.

**Figure 28-32. I2C Data Input Register (I2CDIN) [Offset = 50h]**

15	Reserved	2	1	0
	R-0		R-X	R-X

LEGEND: R/W = Read/Write; R = Read only; -x = value after reset

**Table 28-28. I2C Data Input Register (I2CDIN) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	SDAIN		Serial data in
			The value of this bit reflects the value on the SDA pin.
0	SCLIN		Serial clock data in
			The value of this bit reflects the value on the SCL pin.

### 28.6.20 I2C Data Output Register (I2CDOUT)

This register contains the values sent to the I2C pins. [Figure 28-33](#) and [Table 28-29](#) describe this register.

**Figure 28-33. I2C Data Output Register (I2CDOUT) [Offset 0x54]**

15	Reserved	R-0	2	1	0
			SDAOUT	SCLOUT	R/W-0 R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-29. I2C Data Output Register (I2CDOUT) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	SDAOUT	0	SDA Data Output This function is only active if the SDA pin is configured as an I/O pin with PINFUNC = 1. This bit contains the value sent to the SDA pin.
			The pin is driven low.
			The pin is driven high.
0	SCLOUT	0	SCL Data Output This function is only active if the SCL pin is configured as an I/O pin with PINFUNC = 1. This bit contains the value sent to the SCL pin.
			The pin is driven low.
			The pin is driven high.

### 28.6.21 I2C Data Set Register (I2CDSET)

The I2CDSET register is an alias of the I2CDOUT register. When written to at this address, writing a 1 to a bit sets the corresponding bit in I2CDOUT to a 1, while writing a 0 leaves it unchanged. [Figure 28-34](#) and [Table 28-30](#) describe this register.

**Figure 28-34. I2C Data Set Register (I2CDSET) [Offset = 58h]**

15	Reserved	R-0	2	1	0
			SDASET	SCLOSET	R/W-0 R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-30. I2C Data Set Register (I2CDSET) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	SDASET	0	Serial Data Set This bit is used to set the SDA GPIO pin. <i>Read</i> : Reads return value of SDAOUT. <i>Write</i> : Writing a 0 to this bit has no effect. <i>Read</i> : Reads return value of SDAOUT. <i>Write</i> : SDAOUT is set to logic high (1).
0	SCLOSET	0	Serial Clock Set This bit is used to set the SCL GPIO pin. <i>Read</i> : Reads return value of SCLOUT. <i>Write</i> : Writing a 0 to this bit has no effect. <i>Read</i> : Reads return value of SCLOUT. <i>Write</i> : SCLOUT is set to logic high (1).

### 28.6.22 I2C Data Clear Register (I2CDCLR)

The I2CDCLR register is an alias of the I2CDOUT register. When written to at this address, writing a 1 to a bit clears the corresponding bit in I2CDOUT to a 0, while writing a 0 leaves it unchanged. [Figure 28-35](#) and [Table 28-31](#) describe this register.

**Figure 28-35. I2C Data Clear Register (I2CDCLR) [Offset = 5Ch]**

15	Reserved	R-0	2	1	0
			SDACLR	SCLCLR	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-31. I2C Data Clear Register (I2CDSET) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	SDACLR	0	Serial Data Clear This bit is used to clear the SDA GPIO pin. <i>Read:</i> Reads return value of SDAOUT. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read:</i> Reads return value of SDAOUT. <i>Write:</i> SDAOUT is cleared to logic low.
0	SCLCLR	0	Serial Clock Clear This bit is used to clear the SCL GPIO pin. <i>Read:</i> Reads return value of SCLOUT. <i>Write:</i> Writing a 0 to this bit has no effect. <i>Read:</i> Reads return value of SCLOUT. <i>Write:</i> SCLOUT is cleared to logic low.

### 28.6.23 I2C Pin Open Drain Register (I2CPDR)

A value of 1 in the I2CPDR register configures the corresponding pin for open drain capability. A value of 0 disables this open drain capability of the pin. [Figure 28-36](#) and [Table 28-32](#) describe this register.

**Figure 28-36. I2C Pin Open Drain Register (I2CPDR) [Offset = 60h]**

15	Reserved	R-0	2	1	0
			SDAPDR	SCLPDR	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-32. I2C Pin Open Drain Register (I2CPDR) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	SDAPDR	0	SDA pin open drain enable The open drain function is enabled (the output voltage $V_{OL}$ or lower if SDAOUT = 0 and high-z if SDAOUT = 1).
0	SCLPDR	0	SCL pin open drain enable The open drain function is enabled (the output voltage $V_{OL}$ or lower if SCLOUT = 0 and high-z if SCLOUT = 1).

### 28.6.24 I2C Pull Disable Register (I2CPDIS)

Values in the I2CPDIS register enable or disable the pull control capability of the pins. A 0 in the I2CPDIS register enables the pull function of the corresponding pin, while a 1 disables the pull function. [Figure 28-37](#) and [Table 28-33](#) describe this register.

**Figure 28-37. I2C Pull Disable Register (I2CPDIS) [Offset = 64h]**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										SDAPDIS	SCLPDIS			
	R-0										R/W-1	R/W-1			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-33. I2C Pull Disable Register (I2CPDIS) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	SDAPDIS	0	SDA pull disable
		1	The pull function is enabled. The pull function is disabled.
0	SCLPDIS	0	SCL pull disable
		1	The pull function is enabled. The pull function is disabled.

### 28.6.25 I2C Pull Select Register (I2CPSEL)

Values in the I2CPSEL register select the pull up or pull down functions of the corresponding pins. A 0 in the I2CPSEL register enables the pull down function of the corresponding pin, while a 1 enables the pull up function of the corresponding pin. [Figure 28-38](#) and [Table 28-34](#) describe this register.

**Figure 28-38. I2C Pull Select Register (I2CPSEL) [Offset = 68h]**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										SDAPSEL	SCLPSEL			
	R-0										R/W-0	R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-34. I2C Pull Select Register (I2CPSEL) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	SDAPSEL	0	SDA pull select
		1	The pull down function is enabled. The pull up function is enabled.
0	SCLPSEL	0	SCL pull select
		1	The pull down function is enabled. The pull up function is enabled.

### 28.6.25.1 Summary

The behavior of the input buffer, output buffer, and the pull control is summarized in [Table 28-35](#).

**Table 28-35. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins <sup>(1)</sup>**

Device under Reset?	Pin Direction (DIR) <sup>(2)</sup>	Pull Disable (PULDIS) <sup>(3)</sup>	Pull Select (PULSEL) <sup>(4)</sup>	Pull Control	Output Buffer	Input Buffer
Yes	X	X	X	Device-specific, check device datasheet	Disabled	Enabled
No	0	0	0	Pull down	Disabled	Enabled
No	0	0	1	Pull up	Disabled	Enabled
No	0	1	0	Disabled	Disabled	Enabled
No	0	1	1	Disabled	Disabled	Enabled
No	1	X	X	Disabled	Enabled	Enabled

<sup>(1)</sup> 1. X = Don't care

<sup>(2)</sup> 2. DIR = 0 for input, 1 for output

<sup>(3)</sup> 3. PULDIS = 0 for enabling pull control= 1 for disabling pull control

<sup>(4)</sup> 4. PULSEL= 0 for pull-down functionality= 1 for pull-up functionality

### 28.6.26 I2C Pins Slew Rate Select Register (I2CSRS)

This register controls the slew rate of the signal on the I2C pins. [Figure 28-39](#) and [Table 28-36](#) describe this register.

**Figure 28-39. I2C Pins Slew Rate Select Register (I2CSRS) [Offset = 6Ch]**

15	Reserved	2	1	0
	R-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 28-36. I2C Pins Slew Rate Select Register (I2CSRS) Field Descriptions**

Bit	Field	Value	Description
15-2	Reserved	0	Read returns 0. Writes have no effect.
1	SDASRS	0	SDA Slew Rate select
		1	The slow buffer is selected. The normal buffer is selected.
0	SCLRSRS	0	SCL Slew Rate select
		1	The slow buffer is selected. The normal buffer is selected.


## 28.7 Sample Waveforms

Figure 28-40 provides waveforms to illustrate the difference between normal operation and backward compatibility mode.


**Figure 28-40. Difference between Normal Operation and Backward Compatibility Mode**

Slave transmitter

a) BCM=1



b) BCM=0



## ***EMAC/MDIO Module***

This chapter describes the Ethernet Media Access Controller (EMAC) and physical layer (PHY) device Management Data Input/Output (MDIO) module.

Topic	Page
<b>29.1 Introduction .....</b>	<b>1524</b>
<b>29.2 Architecture .....</b>	<b>1527</b>
<b>29.3 EMAC Control Module Registers .....</b>	<b>1570</b>
<b>29.4 MDIO Registers .....</b>	<b>1583</b>
<b>29.5 EMAC Module Registers .....</b>	<b>1596</b>

## 29.1 Introduction

This document provides a functional description of the Ethernet Media Access Controller (EMAC) and physical layer (PHY) device Management Data Input/Output (MDIO) module integrated in the microcontroller. Included are the features of the EMAC and MDIO modules, a discussion of their architecture and operation, how these modules connect to the outside world, and a description of the registers for each module.

The EMAC controls the flow of packet data from the system to the PHY. The MDIO module controls PHY configuration and status monitoring.

Both the EMAC and the MDIO modules interface to the system core through a custom interface that allows efficient data transmission and reception. This custom interface is referred to as the EMAC control module and is considered integral to the EMAC/MDIO peripheral.

### 29.1.1 Purpose of the Peripheral

The EMAC module is used to move data between the device and another host connected to the same network, in compliance with the Ethernet protocol.

### 29.1.2 Features

The EMAC/MDIO has the following features:

- Synchronous 10/100 Mbps operation.
- Standard Media Independent Interface (MII) and/or Reduced Media Independent Interface (RMII) to physical layer device (PHY).
- EMAC acts as DMA master to either internal or external device memory space.
- Eight receive channels with VLAN tag discrimination for receive quality-of-service (QOS) support.
- Eight transmit channels with round-robin or fixed priority for transmit quality-of-service (QOS) support.
- Ether-Stats and 802.3-Stats statistics gathering.
- Transmit CRC generation selectable on a per channel basis.
- Broadcast frames selection for reception on a single channel.
- Multicast frames selection for reception on a single channel.
- Promiscuous receive mode frames selection for reception on a single channel (all frames, all good frames, short frames, error frames).
- Hardware flow control.
- 8k-byte local EMAC descriptor memory that allows the peripheral to operate on descriptors without affecting the CPU. The descriptor memory holds enough information to transfer up to 512 Ethernet packets without CPU intervention. (This memory is also known as CPPI RAM.)
- Programmable interrupt logic permits the software driver to restrict the generation of back-to-back interrupts, which allows more work to be performed in a single call to the interrupt service routine.

### 29.1.3 Functional Block Diagram

Figure 29-1 shows the three main functional modules of the EMAC/MDIO peripheral:

- EMAC control module
- EMAC module
- MDIO module


The EMAC control module is the main interface between the device core processor to the EMAC and MDIO modules. The EMAC control module controls device interrupts and incorporates an 8k-byte internal RAM to hold EMAC buffer descriptors (also known as CPPI RAM).

The MDIO module implements the 802.3 serial management interface to interrogate and control up to 32 Ethernet PHYs connected to the device by using a shared two-wire bus. Host software uses the MDIO module to configure the autonegotiation parameters of each PHY attached to the EMAC, retrieve the negotiation results, and configure required parameters in the EMAC module for correct operation. The module is designed to allow almost transparent operation of the MDIO interface, with very little maintenance from the core processor.

The EMAC module provides an efficient interface between the processor and the network. The EMAC on this device supports 10Base-T (10 Mbits/sec) and 100BaseTX (100 Mbits/sec), half-duplex and full-duplex mode, and hardware flow control and quality-of-service (QOS) support.

Figure 29-1 shows the main interface between the EMAC control module and the CPU. The following connections are made to the device core:

- The DMA bus connection from the EMAC control module allows the EMAC module to read and write both internal and external memory through the DMA memory transfer controller.
- The EMAC control, EMAC, and MDIO modules all have control registers. These registers are memory-mapped into device memory space. Along with these registers, the control module's internal CPPI RAM is mapped into this same range.
- The EMAC and MDIO interrupts are combined into four interrupt signals within the control module. The Vectored Interrupt Manager (VIM) receives all four interrupt signals from the combiner and submits these interrupt requests to the CPU.



**Figure 29-1. EMAC and MDIO Block Diagram**

#### 29.1.4 Industry Standard(s) Compliance Statement

The EMAC peripheral conforms to the IEEE 802.3 standard, describing the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer specifications. The IEEE 802.3 standard has also been adopted by ISO/IEC and re-designated as ISO/IEC 8802-3:2000(E).

However, the EMAC deviates from the standard in the way it handles transmit underflow errors. The EMAC MII interface does not use the Transmit Coding Error signal MTXER. Instead of driving the error pin when an underflow condition occurs on a transmitted frame, the EMAC intentionally generates an incorrect checksum by inverting the frame CRC, so that the transmitted frame is detected as an error by the network.

## 29.2 Architecture

This section discusses the architecture and basic function of the EMAC peripheral.

### 29.2.1 Clock Control

All internal EMAC logic is clocked synchronously on the VCLKA4 domain. Please refer to the "Architecture" chapter of the technical reference manual for more details.

The MDIO clock is based on a divide-down of the VCLK3 peripheral bus clock and is specified to run up to 2.5 MHz (although typical operation would be 1.0 MHz). Because the VCLK3 peripheral clock frequency is configurable, the application software or driver must control the divide-down value.

The transmit and receive clock sources are provided by the external PHY to the MII\_TXCLK and MII\_RXCLK pins or to the RMII reference clock pin. Data is transmitted and received with respect to the reference clocks of the interface pins.

The MII interface frequencies for the transmit and receive clocks are fixed by the IEEE 802.3 specification as:

- 2.5 MHz at 10 Mbps
- 25 MHz at 100 Mbps

The RMII interface frequency for the transmit and receive clocks are fixed at 50 MHz for both 10 Mbps and 100 Mbps.

### 29.2.2 Memory Map

The EMAC peripheral includes internal memory that is used to hold buffer descriptions of the Ethernet packets to be received and transmitted. This internal RAM is  $2K \times 32$  bits in size. Data can be written to and read from the EMAC internal memory by either the EMAC or the CPU. It is used to store buffer descriptors that are 4-words (16-bytes) deep. This 8K local memory holds enough information to transfer up to 512 Ethernet packets without CPU intervention. This EMAC RAM is also referred to as the CPPI buffer descriptor memory because it complies with the Communications Port Programming Interface (CPPI) v3.0 standard.

The packet buffer descriptors can also be placed in other on- and off-chip memories such as the CPU RAM. There are some tradeoffs in terms of interconnect bandwidth when descriptors are placed in the CPU RAM, versus when they are placed in the EMAC's internal memory. In general, the EMAC throughput is better when the descriptors are placed in the local EMAC CPPI RAM.

### 29.2.3 Signal Descriptions


The microcontrollers support both the MII and the RMII interfaces. Only one of these two interfaces can be used at a time. A separate control register in the I/O Multiplexing Module (IOMM) allows the application to indicate the actual interface being used. This is the bit 24 of the PINMMR29 control register. This bit is set by default and selects the RMII interface. The application can select the MII interface by clearing this bit. Please refer the I/O Multiplexing Module chapter of the technical reference manual for more details on the procedure to configure the PINMMR registers.

Each of the EMAC and MDIO signals for the MII and RMII interfaces are multiplexed with other I/O functions on this microcontroller. Please refer to [Section 29.2.4](#) for information on configuration of the multiplexing control registers to enable the MII / RMII connections to these I/Os.

#### 29.2.3.1 Media Independent Interface (MII) Connections

[Figure 29-2](#) shows a device with integrated EMAC and MDIO interfaced via a MII connection in a typical system. The EMAC module does not include a transmit error (MTXER) pin. In the case of transmit error, CRC inversion is used to negate the validity of the transmitted frame.

The individual EMAC and MDIO signals for the MII interface are summarized in [Table 29-1](#). For more information, refer to either the IEEE 802.3 standard or ISO/IEC 8802-3:2000(E).

**Figure 29-2. Ethernet Configuration—MII Connections**

**Table 29-1. EMAC and MDIO Signals for MII Interface**

Signal	Type	Description
MII_TXCLK	I	Transmit clock (MII_TXCLK). The transmit clock is a continuous clock that provides the timing reference for transmit operations. The MII_TXD and MII_TXEN signals are tied to this clock. The clock is generated by the PHY and is 2.5 MHz at 10 Mbps operation and 25 MHz at 100 Mbps operation.
MII_TXD[3-0]	O	Transmit data (MII_TXD). The transmit data pins are a collection of 4 data signals comprising 4 bits of data. MTDX0 is the least-significant bit (LSB). The signals are synchronized by MII_TXCLK and valid only when MII_TXEN is asserted.
MII_TXEN	O	Transmit enable (MII_TXEN). The transmit enable signal indicates that the MII_TXD pins are generating nibble data for use by the PHY. It is driven synchronously to MII_TXCLK.
MII_COL	I	Collision detected (MII_COL). In half-duplex operation, the MII_COL pin is asserted by the PHY when it detects a collision on the network. It remains asserted while the collision condition persists. This signal is not necessarily synchronous to MII_TXCLK nor MII_RXCLK.  In full-duplex operation, the MII_COL pin is used for hardware transmit flow control. Asserting the MII_COL pin will stop packet transmissions; packets in the process of being transmitted when MII_COL is asserted will complete transmission. The MII_COL pin should be held low if hardware transmit flow control is not used.
MII_CRS	I	Carrier sense (MII_CRS). In half-duplex operation, the MII_CRS pin is asserted by the PHY when the network is not idle in either transmit or receive. The pin is deasserted when both transmit and receive are idle. This signal is not necessarily synchronous to MII_TXCLK nor MII_RXCLK.  In full-duplex operation, the MII_CRS pin should be held low.
MII_RXCLK	I	Receive clock (MII_RXCLK). The receive clock is a continuous clock that provides the timing reference for receive operations. The MII_RXD, MII_RXDV, and MII_RXER signals are tied to this clock. The clock is generated by the PHY and is 2.5 MHz at 10 Mbps operation and 25 MHz at 100 Mbps operation.
MII_RXD[3-0]	I	Receive data (MII_RXD). The receive data pins are a collection of 4 data signals comprising 4 bits of data. MRDX0 is the least-significant bit (LSB). The signals are synchronized by MII_RXCLK and valid only when MII_RXDV is asserted.
MII_RXDV	I	Receive data valid (MII_RXDV). The receive data valid signal indicates that the MII_RXD pins are generating nibble data for use by the EMAC. It is driven synchronously to MII_RXCLK.
MII_RXER	I	Receive error (MII_RXER). The receive error signal is asserted for one or more MII_RXCLK periods to indicate that an error was detected in the received frame. This is meaningful only during data reception when MII_RXDV is active.
MDIO_CLK	O	Management data clock (MDIO_CLK). The MDIO data clock is sourced by the MDIO module on the system. It is used to synchronize MDIO data access operations done on the MDIO pin. The frequency of this clock is controlled by the CLKDIV bits in the MDIO control register (CONTROL).


**Table 29-1. EMAC and MDIO Signals for MII Interface (continued)**

Signal	Type	Description
MDIO_D	I/O	Management data input output (MDIO_D). The MDIO data pin drives PHY management data into and out of the PHY by way of an access frame consisting of start of frame, read/write indication, PHY address, register address, and data bit cycles. The MDIO_D pin acts as an output for all but the data bit cycles at which time it is an input for read operations.

### 29.2.3.2 Reduced Media Independent Interface (RMII) Connections

Figure 29-3 shows a device with integrated EMAC and MDIO interfaced via a RMII connection in a typical system.

The individual EMAC and MDIO signals for the RMII interface are summarized in Table 29-2. For more information, refer to either the IEEE 802.3 standard or ISO/IEC 8802-3:2000(E).

**Figure 29-3. Ethernet Configuration—RMII Connections**

**Table 29-2. EMAC and MDIO Signals for RMII Interface**

Signal	Type	Description
RMII_TXD[1-0]	O	Transmit data (RMII_TXD). The transmit data pins are a collection of 2 bits of data. RMTDX0 is the least-significant bit (LSB). The signals are synchronized by RMII_MHZ_50_CLK and valid only when RMII_TXEN is asserted.
RMII_TXEN	O	Transmit enable (RMII_TXEN). The transmit enable signal indicates that the RMII_TXD pins are generating data for use by the PHY. RMII_TXEN is synchronous to RMII_MHZ_50_CLK.
RMII_MHZ_50_CLK	I	RMII reference clock (RMII_MHZ_50_CLK). The reference clock is used to synchronize all RMII signals. RMII_MHZ_50_CLK must be continuous and fixed at 50 MHz.
RMII_RXD[1-0]	I	Receive data (RMII_RXD). The receive data pins are a collection of 2 bits of data. RMRDX0 is the least-significant bit (LSB). The signals are synchronized by RMII_MHZ_50_CLK and valid only when RMII_CRS_DV is asserted and RMII_RXER is deasserted.
RMII_CRS_DV	I	Carrier sense/receive data valid (RMII_CRS_DV). Multiplexed signal between carrier sense and receive data valid.
RMII_RXER	I	Receive error (RMII_RXER). The receive error signal is asserted to indicate that an error was detected in the received frame.
MDIO_CLK	O	Management data clock (MDIO_CLK). The MDIO data clock is sourced by the MDIO module on the system. It is used to synchronize MDIO data access operations done on the MDIO pin. The frequency of this clock is controlled by the CLKDIV bits in the MDIO control register (CONTROL).
MDIO_D	I/O	Management data input output (MDIO_D). The MDIO data pin drives PHY management data into and out of the PHY by way of an access frame consisting of start of frame, read/write indication, PHY address, register address, and data bit cycles. The MDIO_D pin acts as an output for all but the data bit cycles at which time it is an input for read operations.

### 29.2.4 MII / RMII Signal Multiplexing Control

Each of the MII and RMII interface signals are multiplexed with other functions on this microcontroller. The application must configure the control registers in the I/O multiplexing module in order to enable the MII/RMII functionality on the corresponding I/Os. [Table 29-3](#) shows the byte to be configured to enable the MDIO functions. [Table 29-4](#) shows the byte to be configured to enable the MII or RMII functions. Please refer the I/O Multiplexing Module chapter of the technical reference manual for more details on the procedure to configure the PINMMR registers.

**Table 29-3. MDIO Multiplexing Control**

MDIO Signal Name	Control for Selecting EMAC / MDIO Signal
MDIO_CLK	PINMMR7 [15:8] = 0b00000100
MDIO_D	PINMMR8 [15:8] = 0b00000100

**Table 29-4. MII / RMII Multiplexing Control**

MII / RMII Signal Name	Control for Selecting MII Signal	Control for Selecting RMII Signal
MII_TXCLK	PINMMR17 [7:0] = 0b00000010	-
MII_TXD[3]	PINMMR14 [7:0] = 0b00000100	-
MII_TXD[2]	PINMMR13 [31:24] = 0b00000100	-
MII_TXD[1] / RMII_TXD[1]	PINMMR13 [15:8] = 0b00000100	PINMMR13 [15:8] = 0b00001000
MII_TXD[0] / RMII_TXD[0]	PINMMR13 [7:0] = 0b00000100	PINMMR13 [7:0] = 0b00001000
MII_TXEN / RMII_TXEN	PINMMR13 [23:16] = 0b00000100	PINMMR13 [23:16] = 0b00001000
MII_COL	PINMMR20 [23:16] = 0b00000100	-
MII_CRS / RMII_CRS	PINMMR17 [23:16] = 0b00000010	PINMMR17 [23:16] = 0b00000100
MII_RXCLK / RMII_50MHZ_CLK	PINMMR14 [15:8] = 0b00000010	PINMMR14 [15:8] = 0b00000100
MII_RXD[3]	PINMMR12 [31:24] = 0b00000100	-
MII_RXD[2]	PINMMR12 [23:16] = 0b00000100	-
MII_RXD[1] / RMII_RXD[1]	PINMMR12 [7:0] = 0b00000010	PINMMR12 [7:0] = 0b00000100
MII_RXD[0] / RMII_RXD[0]	PINMMR11 [31:24] = 0b00000100	PINMMR11 [31:24] = 0b00001000
MII_RXDV	PINMMR19 [15:8] = 0b00000010	-
MII_RXER / RMII_RXER	PINMMR10 [7:0] = 0b00000010	PINMMR10 [7:0] = 0b00000100


### 29.2.5 Ethernet Protocol Overview

A brief overview of the Ethernet protocol is given in the following subsections. See the IEEE 802.3 standard document for in-depth information on the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method.

#### 29.2.5.1 Ethernet Frame Format

All the Ethernet technologies use the same frame structure. The format of an Ethernet frame is shown in [Figure 29-4](#) and described in [Table 29-5](#). The Ethernet packet, which is the collection of bytes representing the data portion of a single Ethernet frame on the wire, is shown outlined in bold. The Ethernet frames are of variable lengths, with no frame smaller than 64 bytes or larger than RXMAXLEN bytes (header, data, and CRC).

**Figure 29-4. Ethernet Frame Format**



Legend: SFD=Start Frame Delimiter; FCS=Frame Check Sequence (CRC)

**Table 29-5. Ethernet Frame Description**

Field	Bytes	Description
Preamble	7	Preamble. These 7 bytes have a fixed value of 55h and serve to wake up the receiving EMAC ports and to synchronize their clocks to that of the sender's clock.
SFD	1	Start of Frame Delimiter. This field with a value of 5Dh immediately follows the preamble pattern and indicates the start of important data.
Destination	6	Destination address. This field contains the Ethernet MAC address of the EMAC port for which the frame is intended. It may be an individual or multicast (including broadcast) address. When the destination EMAC port receives an Ethernet frame with a destination address that does not match any of its MAC physical addresses, and no promiscuous, multicast or broadcast channel is enabled, it discards the frame.
Source	6	Source address. This field contains the MAC address of the Ethernet port that transmits the frame to the Local Area Network.
Len	2	Length/Type field. The length field indicates the number of EMAC client data bytes contained in the subsequent data field of the frame. This field can also be used to identify the type of data the frame is carrying.
Data	46 to (RXMAXLEN - 18)	Data field. This field carries the datagram containing the upper layer protocol frame, that is, IP layer datagram. The maximum transfer unit (MTU) of Ethernet is (RXMAXLEN - 18) bytes. This means that if the upper layer protocol datagram exceeds (RXMAXLEN - 18) bytes, then the host has to fragment the datagram and send it in multiple Ethernet packets. The minimum size of the data field is 46 bytes. This means that if the upper layer datagram is less than 46 bytes, the data field has to be extended to 46 bytes by appending extra bits after the data field, but prior to calculating and appending the FCS.
FCS	4	Frame Check Sequence. A cyclic redundancy check (CRC) is used by the transmit and receive algorithms to generate a CRC value for the FCS field. The frame check sequence covers the 60 to 1514 bytes of the packet data. Note that this 4-byte field may or may not be included as part of the packet data, depending on how the EMAC is configured.

### 29.2.5.2 Ethernet's Multiple Access Protocol

Nodes in an Ethernet Local Area Network are interconnected by a broadcast channel -- when an EMAC port transmits a frame, all the adapters on the local network receive the frame. Carrier Sense Multiple Access with Collision Detection (CSMA/CD) algorithms are used when the EMAC operates in half-duplex mode. When operating in full-duplex mode, there is no contention for use of a shared medium because there are exactly two ports on the local network.

Each port runs the CSMA/CD protocol without explicit coordination with the other ports on the Ethernet network. Within a specific port, the CSMA/CD protocol works as follows:

1. The port obtains data from upper layer protocols at its node, prepares an Ethernet frame, and puts the frame in a buffer.
2. If the port senses that the medium is idle, it starts to transmit the frame. If the port senses that the transmission medium is busy, it waits until it no longer senses energy (plus an Inter-Packet Gap time) and then starts to transmit the frame.
3. While transmitting, the port monitors for the presence of signal energy coming from other ports. If the port transmits the entire frame without detecting signal energy from other Ethernet devices, the port is done with the frame.
4. If the port detects signal energy from other ports while transmitting, it stops transmitting its frame and instead transmits a 48-bit jam signal.
5. After transmitting the jam signal, the port enters an exponential backoff phase. If a data frame encounters back-to-back collisions, the port chooses a random value that is dependent on the number of collisions. The port then waits an amount of time that is a multiple of this random value and returns to step 2.

### 29.2.6 Programming Interface

#### 29.2.6.1 Packet Buffer Descriptors

The buffer descriptor is a central part of the EMAC module and is how the application software describes Ethernet packets to be sent and empty buffers to be filled with incoming packet data. The basic descriptor format is shown in [Figure 29-5](#) and described in [Table 29-6](#).


For example, consider three packets to be transmitted: Packet A is a single fragment (60 bytes), Packet B is fragmented over three buffers (1514 bytes total), and Packet C is a single fragment (1514 bytes). The linked list of descriptors to describe these three packets is shown in [Figure 29-6](#).

**Figure 29-5. Basic Descriptor Format**

		Bit Fields		
Word Offset	31	16	15	0
0		Next Descriptor Pointer		
1		Buffer Pointer		
2		Buffer Offset		Buffer Length
3		Flags		Packet Length

**Table 29-6. Basic Descriptor Description**

Word Offset	Field	Field Description
0	Next Descriptor Pointer	The next descriptor pointer is used to create a single linked list of descriptors. Each descriptor describes a packet or a packet fragment. When a descriptor points to a single buffer packet or the first fragment of a packet, the start of packet (SOP) flag is set in the flags field. When a descriptor points to a single buffer packet or the last fragment of a packet, the end of packet (EOP) flag is set. When a packet is fragmented, each fragment must have its own descriptor and appear sequentially in the descriptor linked list.
1	Buffer Pointer	The buffer pointer refers to the actual memory buffer that contains packet data during transmit operations, or is an empty buffer ready to receive packet data during receive operations.
2	Buffer Offset	The buffer offset is the offset from the start of the packet buffer to the first byte of valid data. This field only has meaning when the buffer descriptor points to a buffer that actually contains data.
	Buffer Length	The buffer length is the actual number of valid packet data bytes stored in the buffer. If the buffer is empty and waiting to receive data, this field represents the size of the empty buffer.
3	Flags	The flags field contains more information about the buffer, such as, is it the first fragment in a packet (SOP), the last fragment in a packet (EOP), or contains an entire contiguous Ethernet packet (both SOP and EOP). The flags are described in <a href="#">Section 29.2.6.4</a> and <a href="#">Section 29.2.6.5</a> .
	Packet Length	The packet length only has meaning for buffers that both contain data and are the start of a new packet (SOP). In the case of SOP descriptors, the packet length field contains the length of the entire Ethernet packet, regardless if it is contained in a single buffer or fragmented over several buffers.

**Figure 29-6. Typical Descriptor Linked List**

### 29.2.6.2 Transmit and Receive Descriptor Queues

The EMAC module processes descriptors in linked lists as discussed in [Section 29.2.6.1](#). The lists used by the EMAC are maintained by the application software through the use of the head descriptor pointer registers (HDP). The EMAC supports eight channels for transmit and eight channels for receive. The corresponding head descriptor pointers are:

- TX $n$ HDP - Transmit Channel  $n$  DMA Head Descriptor Pointer Register
- RX $n$ HDP - Receive Channel  $n$  DMA Head Descriptor Pointer Register

After an EMAC reset and before enabling the EMAC for send and receive, all 16 head descriptor pointer registers must be initialized to 0.

The EMAC uses a simple system to determine if a descriptor is currently owned by the EMAC or by the application software. There is a flag in the buffer descriptor flags called OWNER. When this flag is set, the packet that is referenced by the descriptor is considered to be owned by the EMAC. Note that ownership is done on a packet based granularity, not on descriptor granularity, so only SOP descriptors make use of the OWNER flag. As packets are processed, the EMAC patches the SOP descriptor of the corresponding packet and clears the OWNER flag. This is an indication that the EMAC has finished processing all descriptors up to and including the first with the EOP flag set, indicating the end of the packet (note this may only be one descriptor with both the SOP and EOP flags set).

To add a descriptor or a linked list of descriptors to an EMAC descriptor queue for the first time, the software application simply writes the pointer to the descriptor or first descriptor of a list to the corresponding HDP register. Note that the last descriptor in the list must have its “next” pointer cleared to 0. This is the only way the EMAC has of detecting the end of the list. Therefore, in the case where only a single descriptor is added, its “next descriptor” pointer must be initialized to 0.

The HDP must never be written to while a list is active. To add additional descriptors to a descriptor list already owned by the EMAC, the NULL “next” pointer of the last descriptor of the previous list is patched with a pointer to the first descriptor of the new list. The list of new descriptors to be appended to the existing list must itself be NULL terminated before the pointer patch is performed.

There is a potential race condition where the EMAC may read the “next” pointer of a descriptor as NULL in the instant before an application appends additional descriptors to the list by patching the pointer. This case is handled by the software application always examining the buffer descriptor flags of all EOP packets, looking for a special flag called end of queue (EOQ). The EOQ flag is set by the EMAC on the last descriptor of a packet when the descriptor’s “next” pointer is NULL. This is the way the EMAC indicates to the software application that it believes it has reached the end of the list. When the software application sees the EOQ flag set, the application may at that time submit the new list, or the portion of the appended list that was missed by writing the new list pointer to the same HDP that started the process.

This process applies when adding packets to a transmit list, and empty buffers to a receive list.

### 29.2.6.3 Transmit and Receive EMAC Interrupts

The EMAC processes descriptors in linked list chains as discussed in [Section 29.2.6.1](#), using the linked list queue mechanism discussed in [Section 29.2.6.2](#).

The EMAC synchronizes descriptor list processing through the use of interrupts to the software application. The interrupts are controlled by the application using the interrupt masks, global interrupt enable, and the completion pointer register (CP). The CP is also called the interrupt acknowledge register.

The EMAC supports eight channels for transmit and eight channels for receive. The corresponding completion pointer registers are:

- TX $n$ CP - Transmit Channel  $n$  Completion Pointer (Interrupt Acknowledge) Register
- RX $n$ CP - Receive Channel  $n$  Completion Pointer (Interrupt Acknowledge) Register

These registers serve two purposes. When read, they return the pointer to the last descriptor that the EMAC has processed. When written by the software application, the value represents the last descriptor processed by the software application. When these two values do not match, the interrupt is active.

Interrupts in the EMAC control module are routed to the Vectored Interrupt Manager (VIM) as four separate interrupt requests. The interrupt configuration determines whether or not an active interrupt request actually interrupts the CPU. In general the following settings are required for basic EMAC transmit and receive interrupts:

1. EMAC transmit and receive interrupts are enabled by setting the mask registers RXINTMASKSET and TXINTMASKSET
2. Global interrupts are set in the EMAC control module: C0RXEN and C0TXEN
3. The VIM is configured to accept C0\_RX\_PULSE and C0\_TX\_PULSE interrupts from the EMAC control module
4. The normal mode (IRQ) interrupts are enabled in the Cortex-R4F CPU

Whether or not the interrupt is enabled, the current state of the receive or transmit channel interrupt can be examined directly by the software application reading the EMAC receive interrupt status (unmasked) register (RXINTSTATRAW) and transmit interrupt status (unmasked) register (TXINTSTATRAW).

After servicing transmit or receive interrupts, the application software must acknowledge both the EMAC and EMAC control module interrupts.

EMAC interrupts are acknowledged when the application software updates the value of TX $n$ CP or RX $n$ CP with a value that matches the internal value kept by the EMAC. This mechanism ensures that the application software never misses an EMAC interrupt because the interrupt acknowledgment is tied directly to the buffer descriptor processing.

EMAC control module interrupts are acknowledged when the application software writes the appropriate C0TX or C0RX key to the EMAC End-Of-Interrupt Vector register (MACEOIVECTOR). The MACEOIVECTOR behaves as an interrupt pulse interlock -- once the EMAC control module has issued an interrupt pulse to the CPU, it will not generate further pulses of the same type until the original pulse has been acknowledged.

### 29.2.6.4 Transmit Buffer Descriptor Format

A transmit (TX) buffer descriptor ([Figure 29-7](#)) is a contiguous block of four 32-bit data words aligned on a 32-bit boundary that describes a packet or a packet fragment. [Example 29-1](#) shows the transmit buffer descriptor described by a C structure.

**Figure 29-7. Transmit Buffer Descriptor Format**
*Word 0*

31

0

Next Descriptor Pointer

*Word 1*

31

0

Buffer Pointer

*Word 2*

31

16 15

0

Buffer Offset

Buffer Length

*Word 3*

31

30

29

28

27

26

25

16

SOP

EOP

OWNER

EOQ

TDOWNCMPLT

PASSCRC

Reserved

15

0

Packet Length

**Example 29-1. Transmit Buffer Descriptor in C Structure Format**

```

/*
// EMAC Descriptor
//
// The following is the format of a single buffer descriptor
// on the EMAC.
*/
typedef struct _EMAC_Desc {
    struct _EMAC_Desc *pNext; /* Pointer to next descriptor in chain */
    Uint8 *pBuffer; /* Pointer to data buffer */
    Uint32 BufOffLen; /* Buffer Offset(MSW) and Length(LSW) */
    Uint32 PktFlgLen; /* Packet Flags(MSW) and Length(LSW) */
} EMAC_Desc;

/* Packet Flags */
#define EMAC_DSC_FLAG_SOP 0x80000000u
#define EMAC_DSC_FLAG_EOP 0x40000000u
#define EMAC_DSC_FLAG_OWNER 0x20000000u
#define EMAC_DSC_FLAG_EOQ 0x10000000u
#define EMAC_DSC_FLAG_TDWNCMPLT 0x08000000u
#define EMAC_DSC_FLAG_PASSCRC 0x04000000u

```

#### 29.2.6.4.1 Next Descriptor Pointer

The next descriptor pointer points to the 32-bit word aligned memory address of the next buffer descriptor in the transmit queue. This pointer is used to create a linked list of buffer descriptors. If the value of this pointer is zero, then the current buffer is the last buffer in the queue. The software application must set this value prior to adding the descriptor to the active transmit list. This pointer is not altered by the EMAC.

The value of pNext should never be altered once the descriptor is in an active transmit queue, unless its current value is NULL. If the pNext pointer is initially NULL, and more packets need to be queued for transmit, the software application may alter this pointer to point to a newly appended descriptor. The EMAC will use the new pointer value and proceed to the next descriptor unless the pNext value has already been read. In this latter case, the transmitter will halt on the transmit channel in question, and the software application may restart it at that time. The software can detect this case by checking for an end of queue (EOQ) condition flag on the updated packet descriptor when it is returned by the EMAC.

#### 29.2.6.4.2 Buffer Pointer

The buffer pointer is the byte-aligned memory address of the memory buffer associated with the buffer descriptor. The software application must set this value prior to adding the descriptor to the active transmit list. This pointer is not altered by the EMAC.

#### 29.2.6.4.3 Buffer Offset

This 16-bit field indicates how many unused bytes are at the start of the buffer. For example, a value of 0000h indicates that no unused bytes are at the start of the buffer and that valid data begins on the first byte of the buffer, while a value of 000Fh indicates that the first 15 bytes of the buffer are to be ignored by the EMAC and that valid buffer data starts on byte 16 of the buffer. The software application must set this value prior to adding the descriptor to the active transmit list. This field is not altered by the EMAC.

Note that this value is only checked on the first descriptor of a given packet (where the start of packet (SOP) flag is set). It can not be used to specify the offset of subsequent packet fragments. Also, since the buffer pointer may point to any byte-aligned address, this field may be entirely superfluous, depending on the device driver architecture.

The range of legal values for this field is 0 to (Buffer Length – 1).

#### 29.2.6.4.4 Buffer Length

This 16-bit field indicates how many valid data bytes are in the buffer. On single fragment packets, this value is also the total length of the packet data to be transmitted. If the buffer offset field is used, the offset bytes are not counted as part of this length. This length counts only valid data bytes. The software application must set this value prior to adding the descriptor to the active transmit list. This field is not altered by the EMAC.

#### 29.2.6.4.5 Packet Length

This 16-bit field specifies the number of data bytes in the entire packet. Any leading buffer offset bytes are not included. The sum of the buffer length fields of each of the packet's fragments (if more than one) must be equal to the packet length. The software application must set this value prior to adding the descriptor to the active transmit list. This field is not altered by the EMAC. This value is only checked on the first descriptor of a given packet (where the start of packet (SOP) flag is set).

#### 29.2.6.4.6 Start of Packet (SOP) Flag

When set, this flag indicates that the descriptor points to a packet buffer that is the start of a new packet. In the case of a single fragment packet, both the SOP and end of packet (EOP) flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet sets the EOP flag. This bit is set by the software application and is not altered by the EMAC.

#### 29.2.6.4.7 End of Packet (EOP) Flag

When set, this flag indicates that the descriptor points to a packet buffer that is last for a given packet. In the case of a single fragment packet, both the start of packet (SOP) and EOP flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet sets the EOP flag. This bit is set by the software application and is not altered by the EMAC.

#### 29.2.6.4.8 Ownership (OWNER) Flag

When set, this flag indicates that all the descriptors for the given packet (from SOP to EOP) are currently owned by the EMAC. This flag is set by the software application on the SOP packet descriptor before adding the descriptor to the transmit descriptor queue. For a single fragment packet, the SOP, EOP, and OWNER flags are all set. The OWNER flag is cleared by the EMAC once it is finished with all the descriptors for the given packet. Note that this flag is valid on SOP descriptors only.

#### 29.2.6.4.9 End of Queue (EOQ) Flag

When set, this flag indicates that the descriptor in question was the last descriptor in the transmit queue for a given transmit channel, and that the transmitter has halted. This flag is initially cleared by the software application prior to adding the descriptor to the transmit queue. This bit is set by the EMAC when the EMAC identifies that a descriptor is the last for a given packet (the EOP flag is set), and there are no more descriptors in the transmit list (next descriptor pointer is NULL).

The software application can use this bit to detect when the EMAC transmitter for the corresponding channel has halted. This is useful when the application appends additional packet descriptors to a transmit queue list that is already owned by the EMAC. Note that this flag is valid on EOP descriptors only.

#### 29.2.6.4.10 Teardown Complete (TDOWNCMPLT) Flag

This flag is used when a transmit queue is being torn down, or aborted, instead of allowing it to be transmitted. This would happen under device driver reset or shutdown conditions. The EMAC sets this bit in the SOP descriptor of each packet as it is aborted from transmission.

Note that this flag is valid on SOP descriptors only. Also note that only the first packet in an unsent list has the TDOWNCMPLT flag set. Subsequent descriptors are not processed by the EMAC.

#### 29.2.6.4.11 Pass CRC (PASSCRC) Flag

This flag is set by the software application in the SOP packet descriptor before it adds the descriptor to the transmit queue. Setting this bit indicates to the EMAC that the 4 byte Ethernet CRC is already present in the packet data, and that the EMAC should not generate its own version of the CRC.

When the CRC flag is cleared, the EMAC generates and appends the 4-byte CRC. The buffer length and packet length fields do not include the CRC bytes. When the CRC flag is set, the 4-byte CRC is supplied by the software application and is already appended to the end of the packet data. The buffer length and packet length fields include the CRC bytes, as they are part of the valid packet data. Note that this flag is valid on SOP descriptors only.

### 29.2.6.5 Receive Buffer Descriptor Format

A receive (RX) buffer descriptor (Figure 29-8) is a contiguous block of four 32-bit data words aligned on a 32-bit boundary that describes a packet or a packet fragment. Example 29-2 shows the receive buffer descriptor described by a C structure.

#### 29.2.6.5.1 Next Descriptor Pointer

This pointer points to the 32-bit word aligned memory address of the next buffer descriptor in the receive queue. This pointer is used to create a linked list of buffer descriptors. If the value of this pointer is zero, then the current buffer is the last buffer in the queue. The software application must set this value prior to adding the descriptor to the active receive list. This pointer is not altered by the EMAC.

The value of pNext should never be altered once the descriptor is in an active receive queue, unless its current value is NULL. If the pNext pointer is initially NULL, and more empty buffers can be added to the pool, the software application may alter this pointer to point to a newly appended descriptor. The EMAC will use the new pointer value and proceed to the next descriptor unless the pNext value has already been read. In this latter case, the receiver will halt the receive channel in question, and the software application may restart it at that time. The software can detect this case by checking for an end of queue (EOQ) condition flag on the updated packet descriptor when it is returned by the EMAC.

#### 29.2.6.5.2 Buffer Pointer

The buffer pointer is the byte-aligned memory address of the memory buffer associated with the buffer descriptor. The software application must set this value prior to adding the descriptor to the active receive list. This pointer is not altered by the EMAC.

**Figure 29-8. Receive Buffer Descriptor Format**

<i>Word 0</i>	31	0					
Next Descriptor Pointer							
<i>Word 1</i>	31	0					
Buffer Pointer							
<i>Word 2</i>	31	0					
16 15							
Buffer Offset		Buffer Length					
<i>Word 3</i>	31	0					
SOP	EOP	OWNER	EOQ	TDOWNCMPLT	PASSCRC	JABBER	OVERSIZE
23	22	21	20	19	18	17	16
FRAGMENT	UNDERSIZED	CONTROL	OVERRUN	CODEERROR	ALIGNERROR	CRCERROR	NOMATCH
15							0
Packet Length							

**Example 29-2. Receive Buffer Descriptor in C Structure Format**

```

/*
// EMAC Descriptor
//
// The following is the format of a single buffer descriptor
// on the EMAC.
*/
typedef struct _EMAC_Desc {
    struct _EMAC_Desc *pNext; /* Pointer to next descriptor in chain */
    UInt8 *pBuffer; /* Pointer to data buffer */
    UInt32 BufOffLen; /* Buffer Offset(MSW) and Length(LSW) */
    UInt32 PktFlgLen; /* Packet Flags(MSW) and Length(LSW) */
} EMAC_Desc;

/* Packet Flags */
#define EMAC_DSC_FLAG_SOP 0x80000000u
#define EMAC_DSC_FLAG_EOP 0x40000000u
#define EMAC_DSC_FLAG_OWNER 0x20000000u
#define EMAC_DSC_FLAG_EOQ 0x10000000u
#define EMAC_DSC_FLAG_TDOWNCMPLT 0x08000000u
#define EMAC_DSC_FLAG_PASSCRC 0x04000000u
#define EMAC_DSC_FLAG_JABBER 0x02000000u
#define EMAC_DSC_FLAG_OVERSIZE 0x01000000u
#define EMAC_DSC_FLAG_FRAGMENT 0x00800000u
#define EMAC_DSC_FLAG_UNDERSIZED 0x00400000u
#define EMAC_DSC_FLAG_CONTROL 0x00200000u
#define EMAC_DSC_FLAG_OVERRUN 0x00100000u
#define EMAC_DSC_FLAG_CODEERROR 0x00080000u
#define EMAC_DSC_FLAG_ALIGNERROR 0x00040000u
#define EMAC_DSC_FLAG_CRCERROR 0x00020000u
#define EMAC_DSC_FLAG_NOMATCH 0x00010000u

```

#### 29.2.6.5.3 Buffer Offset

This 16-bit field must be initialized to zero by the software application before adding the descriptor to a receive queue.

Whether or not this field is updated depends on the setting of the RXBUFFEROFFSET register. When the offset register is set to a non-zero value, the received packet is written to the packet buffer at an offset given by the value of the register, and this value is also written to the buffer offset field of the descriptor.

When a packet is fragmented over multiple buffers because it does not fit in the first buffer supplied, the buffer offset only applies to the first buffer in the list, which is where the start of packet (SOP) flag is set in the corresponding buffer descriptor. In other words, the buffer offset field is only updated by the EMAC on SOP descriptors.

The range of legal values for the BUFFEROFFSET register is 0 to (Buffer Length – 1) for the smallest value of buffer length for all descriptors in the list.

#### 29.2.6.5.4 Buffer Length

This 16-bit field is used for two purposes:

- Before the descriptor is first placed on the receive queue by the application software, the buffer length field is first initialized by the software to have the physical size of the empty data buffer pointed to by the buffer pointer field.
- After the empty buffer has been processed by the EMAC and filled with received data bytes, the buffer length field is updated by the EMAC to reflect the actual number of valid data bytes written to the buffer.

#### 29.2.6.5.5 Packet Length

This 16-bit field specifies the number of data bytes in the entire packet. This value is initialized to zero by the software application for empty packet buffers. The value is filled in by the EMAC on the first buffer used for a given packet. This is signified by the EMAC setting a start of packet (SOP) flag. The packet length is set by the EMAC on all SOP buffer descriptors.

#### 29.2.6.5.6 Start of Packet (SOP) Flag

When set, this flag indicates that the descriptor points to a packet buffer that is the start of a new packet. In the case of a single fragment packet, both the SOP and end of packet (EOP) flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet has the EOP flag set. This flag is initially cleared by the software application before adding the descriptor to the receive queue. This bit is set by the EMAC on SOP descriptors.

#### 29.2.6.5.7 End of Packet (EOP) Flag

When set, this flag indicates that the descriptor points to a packet buffer that is last for a given packet. In the case of a single fragment packet, both the start of packet (SOP) and EOP flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet has the EOP flag set. This flag is initially cleared by the software application before adding the descriptor to the receive queue. This bit is set by the EMAC on EOP descriptors.

#### 29.2.6.5.8 Ownership (OWNER) Flag

When set, this flag indicates that the descriptor is currently owned by the EMAC. This flag is set by the software application before adding the descriptor to the receive descriptor queue. This flag is cleared by the EMAC once it is finished with a given set of descriptors, associated with a received packet. The flag is updated by the EMAC on SOP descriptor only. So when the application identifies that the OWNER flag is cleared on an SOP descriptor, it may assume that all descriptors up to and including the first with the EOP flag set have been released by the EMAC. (Note that in the case of single buffer packets, the same descriptor will have both the SOP and EOP flags set.)

#### 29.2.6.5.9 End of Queue (EOQ) Flag

When set, this flag indicates that the descriptor in question was the last descriptor in the receive queue for a given receive channel, and that the corresponding receiver channel has halted. This flag is initially cleared by the software application prior to adding the descriptor to the receive queue. This bit is set by the EMAC when the EMAC identifies that a descriptor is the last for a given packet received (also sets the EOP flag), and there are no more descriptors in the receive list (next descriptor pointer is NULL).

The software application can use this bit to detect when the EMAC receiver for the corresponding channel has halted. This is useful when the application appends additional free buffer descriptors to an active receive queue. Note that this flag is valid on EOP descriptors only.

#### 29.2.6.5.10 Teardown Complete (TDOWNCMPLT) Flag

This flag is used when a receive queue is being torn down, or aborted, instead of being filled with received data. This would happen under device driver reset or shutdown conditions. The EMAC sets this bit in the descriptor of the first free buffer when the tear down occurs. No additional queue processing is performed.

#### 29.2.6.5.11 Pass CRC (PASSCRC) Flag

This flag is set by the EMAC in the SOP buffer descriptor if the received packet includes the 4-byte CRC. This flag should be cleared by the software application before submitting the descriptor to the receive queue.

#### 29.2.6.5.12 Jabber Flag

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet is a jabber frame and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE. Jabber frames are frames that exceed the RXMAXLEN in length, and have CRC, code, or alignment errors.

#### 29.2.6.5.13 Oversize Flag

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet is an oversized frame and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE.

#### 29.2.6.5.14 Fragment Flag

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet is only a packet fragment and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE.

#### 29.2.6.5.15 Undersized Flag

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet is undersized and was not discarded because the RXCSFEN bit was set in the RXMBPENABLE.

#### 29.2.6.5.16 Control Flag

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet is an EMAC control frame and was not discarded because the RXCMFEN bit was set in the RXMBPENABLE.

#### 29.2.6.5.17 Overrun Flag

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet was aborted due to a receive overrun.

#### 29.2.6.5.18 Code Error (CODEERROR) Flag

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet contained a code error and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE.

#### 29.2.6.5.19 Alignment Error (ALIGNERROR) Flag

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet contained an alignment error and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE.

#### 29.2.6.5.20 CRC Error (CRCERROR) Flag

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet contained a CRC error and was not discarded because the RXCEFEN bit was set in the RXMBPENABLE.


#### 29.2.6.5.21 No Match (NOMATCH) Flag

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet did not pass any of the EMAC's address match criteria and was not discarded because the RXCAFEN bit was set in the RXMBPENABLE. Although the packet is a valid Ethernet data packet, it was only received because the EMAC is in promiscuous mode.

### 29.2.7 EMAC Control Module

The EMAC control module (Figure 29-9) interfaces the EMAC and MDIO modules to the rest of the system, and also provides a local memory space to hold EMAC packet buffer descriptors. Local memory is used to help avoid contention with device memory spaces. Other functions include the bus arbiter, and interrupt logic control.

**Figure 29-9. EMAC Control Module Block Diagram**



#### 29.2.7.1 Internal Memory

The EMAC control module includes 8K bytes of internal memory (CPPI buffer descriptor memory). The internal memory block is essential for allowing the EMAC to operate more independently of the CPU. It also prevents memory underflow conditions when the EMAC issues read or write requests to descriptor memory. (Memory accesses to read or write the actual Ethernet packet data are protected by the EMAC's internal FIFOs).

A descriptor is a 16-byte memory structure that holds information about a single Ethernet packet buffer, which may contain a full or partial Ethernet packet. Thus with the 8K memory block provided for descriptor storage, the EMAC module can send and receive up to a combined 512 packets before it needs to be serviced by application or driver software.

#### 29.2.7.2 Bus Arbiter

The EMAC control module bus arbiter operates transparently to the rest of the system. It is used:

- To arbitrate between the CPU and EMAC buses for access to internal descriptor memory.
- To arbitrate between internal EMAC buses for access to system memory.

### 29.2.7.3 Interrupt Control

Interrupt conditions generated by the EMAC and MDIO modules are combined into four interrupt signals that are routed to the Vectored Interrupt Manager (VIM); the VIM then relays the interrupt signals to the CPU. The EMAC control module uses two sets of registers to control the interrupt signals to the CPU:

- C0RXTHRESHEN, C0RXEN, C0TXEN, and C0MISCEN registers enable the pulse signals that are mapped to the VIM
- INTCONTROL, C0RXIMAX, and C0TXIMAX registers enable interrupt pacing to limit the number of interrupt pulses generated per millisecond

Interrupts must be acknowledged by writing the appropriate value to the EMAC End-Of-Interrupt Vector (MACEOIVECTOR). The MACEOIVECTOR behaves as an interrupt pulse interlock -- once the EMAC control module has issued an interrupt pulse to the CPU, it will not generate further pulses of the same type until the original pulse has been acknowledged.

### 29.2.8 MDIO Module

The MDIO module is used to manage up to 32 physical layer (PHY) devices connected to the Ethernet Media Access Controller (EMAC). The device supports a single PHY being connected to the EMAC at any given time. The MDIO module is designed to allow almost transparent operation of the MDIO interface with little maintenance from the CPU.


The MDIO module continuously polls 32 MDIO addresses in order to enumerate all PHY devices in the system. Once a PHY device has been detected, the MDIO module reads the MDIO PHY link status register (LINK) to monitor the PHY link state. Link change events are stored in the MDIO module, which can interrupt the CPU. This storing of the events allows the CPU to poll the link status of the PHY device without continuously performing MDIO module accesses. However, when the CPU must access the MDIO module for configuration and negotiation, the MDIO module performs the MDIO read or write operation independent of the CPU. This independent operation allows the processor to poll for completion or interrupt the CPU once the operation has completed.

The MDIO module does not support the "Clause 45" interface.

#### 29.2.8.1 MDIO Module Components

The MDIO module ([Figure 29-10](#)) interfaces to the PHY components through two MDIO pins (MDIO\_CLK and MDIO), and to the CPU through the EMAC control module and the configuration bus. The MDIO module consists of the following logical components:

- MDIO clock generator
- Global PHY detection and link state monitoring
- Active PHY monitoring
- PHY register user access

**Figure 29-10. MDIO Module Block Diagram**


#### **29.2.8.1.1 MDIO Clock Generator**

The MDIO clock generator controls the MDIO clock based on a divide-down of the VCLK3 peripheral clock in the EMAC control module. The MDIO clock is specified to run up to 2.5 MHz, although typical operation would be 1.0 MHz. Since the VCLK3 peripheral clock frequency is configurable, the application software or driver controls the divide-down amount. See the device datasheet for peripheral clock speed specifications.

#### **29.2.8.1.2 Global PHY Detection and Link State Monitoring**

The MDIO module continuously polls all 32 MDIO addresses in order to enumerate the PHY devices in the system. The module tracks whether or not a PHY on a particular address has responded, and whether or not the PHY currently has a link. Using this information allows the software application to quickly determine which MDIO address the PHY is using.

#### **29.2.8.1.3 Active PHY Monitoring**

Once a PHY candidate has been selected for use, the MDIO module transparently monitors its link state by reading the MDIO PHY link status register (LINK). Link change events are stored on the MDIO device and can optionally interrupt the CPU. This allows the system to poll the link status of the PHY device without continuously performing costly MDIO accesses.

#### **29.2.8.1.4 PHY Register User Access**

When the CPU must access MDIO for configuration and negotiation, the PHY access module performs the actual MDIO read or write operation independent of the CPU. This allows the CPU to poll for completion or receive an interrupt when the read or write operation has been performed. The user access registers USERACCESS $n$  allows the software to submit the access requests for the PHY connected to the device.

### 29.2.8.2 MDIO Module Operational Overview

The MDIO module implements the 802.3 serial management interface to interrogate and control an Ethernet PHY, using a shared two-wired bus. It separately performs autodetection and records the current link status of up to 32 PHYs, polling all 32 MDIO addresses.

Application software uses the MDIO module to configure the autonegotiation parameters of the PHY attached to the EMAC, retrieve the negotiation results, and configure required parameters in the EMAC.

In this device, the Ethernet PHY attached to the system can be directly controlled and queried. The Media Independent Interface (MII) address of this PHY device is specified in one of the PHYADRMON bits in the MDIO user PHY select register (USERPHYSEL $n$ ). The MDIO module can be programmed to trigger a CPU interrupt on a PHY link change event, by setting the LINKINTENB bit in USERPHYSEL $n$ . Reads and writes to registers in this PHY device are performed using the MDIO user access register (USERACCESS $n$ ).

The MDIO module powers-up in an idle state until specifically enabled by setting the ENABLE bit in the MDIO control register (CONTROL). At this time, the MDIO clock divider and preamble mode selection are also configured. The MDIO preamble is enabled by default, but can be disabled when the connected PHY does not require it. Once the MDIO module is enabled, the MDIO interface state machine continuously polls the PHY link status (by reading the generic status register) of all possible 32 PHY addresses and records the results in the MDIO PHY alive status register (ALIVE) and MDIO PHY link status register (LINK). The corresponding bit for the connected PHY (0-31) is set in ALIVE, if the PHY responded to the read request. The corresponding bit is set in LINK, if the PHY responded and also is currently linked. In addition, any PHY register read transactions initiated by the application software using USERACCESS $n$  causes ALIVE to be updated.

The USERPHYSEL $n$  is used to track the link status of the connected PHY address. A change in the link status of the PHY being monitored sets the appropriate bit in the MDIO link status change interrupt registers (LINKINTRAW and LINKINTMASKED), if enabled by the LINKINTENB bit in USERPHYSEL $n$ .

While the MDIO module is enabled, the host issues a read or write transaction over the MII management interface using the DATA, PHYADR, REGADR, and WRITE bits in USERACCESS $n$ . When the application sets the GO bit in USERACCESS $n$ , the MDIO module begins the transaction without any further intervention from the CPU. Upon completion, the MDIO module clears the GO bit and sets the corresponding USERINTRAW bit (0 or 1) in the MDIO user command complete interrupt register (USERINTRAW) corresponding to USERACCESS $n$  used. The corresponding USERINTMASKED bit (0 or 1) in the MDIO user command complete interrupt register (USERINTMASKED) may also be set, depending on the mask setting configured in the MDIO user command complete interrupt mask set register (USERINTMASKSET) and the MDIO user interrupt mask clear register (USERINTMASKCLEAR).

A round-robin arbitration scheme is used to schedule transactions that may be queued using both USERACCESS0 and USERACCESS1. The application software must check the status of the GO bit in USERACCESS $n$  before initiating a new transaction, to ensure that the previous transaction has completed. The application software can use the ACK bit in USERACCESS $n$  to determine the status of a read transaction.

### 29.2.8.2.1 Initializing the MDIO Module

The following steps are performed by the application software or device driver to initialize the MDIO device:

1. Configure the PREAMBLE and CLKDIV bits in the MDIO control register (CONTROL).
2. Enable the MDIO module by setting the ENABLE bit in CONTROL.
3. The MDIO PHY alive status register (ALIVE) can be read in polling fashion until a PHY connected to the system responded, and the MDIO PHY link status register (LINK) can determine whether this PHY already has a link.
4. Setup the appropriate PHY addresses in the MDIO user PHY select register (USERPHYSEL $n$ ), and set the LINKINTENB bit to enable a link change event interrupt if desirable.
5. If an interrupt on general MDIO register access is desired, set the corresponding bit in the MDIO user command complete interrupt mask set register (USERINTMASKSET) to use the MDIO user access register (USERACCESS $n$ ). Since only one PHY is used in this device, the application software can use one USERACCESS $n$  to trigger a completion interrupt; the other USERACCESS $n$  is not setup.

### 29.2.8.2.2 Writing Data To a PHY Register

The MDIO module includes a user access register (USERACCESS $n$ ) to directly access a specified PHY device. To write a PHY register, perform the following:

1. Check to ensure that the GO bit in the MDIO user access register (USERACCESS $n$ ) is cleared.
2. Write to the GO, WRITE, REGADR, PHYADR, and DATA bits in USERACCESS $n$  corresponding to the PHY and PHY register you want to write.
3. The write operation to the PHY is scheduled and completed by the MDIO module. Completion of the write operation can be determined by polling the GO bit in USERACCESS $n$  for a 0.
4. Completion of the operation sets the corresponding USERINTRAW bit (0 or 1) in the MDIO user command complete interrupt register (USERINTRAW) corresponding to USERACCESS $n$  used. If interrupts have been enabled on this bit using the MDIO user command complete interrupt mask set register (USERINTMASKSET), then the bit is also set in the MDIO user command complete interrupt register (USERINTMASKED) and an interrupt is triggered on the CPU.

### 29.2.8.2.3 Reading Data From a PHY Register

The MDIO module includes a user access register (USERACCESS $n$ ) to directly access a specified PHY device. To read a PHY register, perform the following:

1. Check to ensure that the GO bit in the MDIO user access register (USERACCESS $n$ ) is cleared.
2. Write to the GO, REGADR, and PHYADR bits in USERACCESS $n$  corresponding to the PHY and PHY register you want to read.
3. The read data value is available in the DATA bits in USERACCESS $n$  after the module completes the read operation on the serial bus. Completion of the read operation can be determined by polling the GO and ACK bits in USERACCESS $n$ . Once the GO bit has cleared, the ACK bit is set on a successful read.
4. Completion of the operation sets the corresponding USERINTRAW bit (0 or 1) in the MDIO user command complete interrupt register (USERINTRAW) corresponding to USERACCESS $n$  used. If interrupts have been enabled on this bit using the MDIO user command complete interrupt mask set register (USERINTMASKSET), then the bit is also set in the MDIO user command complete interrupt register (USERINTMASKED) and an interrupt is triggered on the CPU.

### 29.2.8.2.4 Example of MDIO Register Access Code

The MDIO module uses the MDIO user access register (USERACCESS $n$ ) to access the PHY control registers. Software functions that implement the access process may simply be the following four macros:

- PHYREG\_read( regadr, phyadr ) Start the process of reading a PHY register
- PHYREG\_write( regadr, phyadr, data ) Start the process of writing a PHY register
- PHYREG\_wait( ) Synchronize operation (make sure read/write is idle)
- PHYREG\_waitResults( results ) Wait for read to complete and return data read

Note that it is not necessary to wait after a write operation, as long as the status is checked before every operation to make sure the MDIO hardware is idle. An alternative approach is to call PHYREG\_wait() after every write, and PHYREG\_waitResults( ) after every read, then the hardware can be assumed to be idle when starting a new operation.

The implementation of these macros using the chip support library (CSL) is shown in [Example 29-3](#) (USERACCESS0 is assumed).

Note that this implementation does not check the ACK bit in USERACCESS $n$  on PHY register reads (does not follow the procedure outlined in [Section 29.2.8.2.3](#)). Since the MDIO PHY alive status register (ALIVE) is used to initially select a PHY, it is assumed that the PHY is acknowledging read operations. It is possible that a PHY could become inactive at a future point in time. An example of this would be a PHY that can have its MDIO addresses changed while the system is running. It is not very likely, but this condition can be tested by periodically checking the PHY state in ALIVE.

### Example 29-3. MDIO Register Access Macros

```
#define PHYREG_read(regadr, phyadr)
    MDIO_REGS->USERACCESS0 =
        CSL_FMk(MDIO_USERACCESS0_GO,1u)           | /
        CSL_FMk(MDIO_USERACCESS0_REGADR,regadr)     | /
        CSL_FMk(MDIO_USERACCESS0_PHYADR,phyadr)      | /
#define PHYREG_write(regadr, phyadr, data)
    MDIO_REGS->USERACCESS0 =
        CSL_FMk(MDIO_USERACCESS0_GO,1u)           | /
        CSL_FMk(MDIO_USERACCESS0_WRITE,1)          | /
        CSL_FMk(MDIO_USERACCESS0_REGADR,regadr)     | /
        CSL_FMk(MDIO_USERACCESS0_PHYADR,phyadr)      | /
        CSL_FMk(MDIO_USERACCESS0_DATA, data)         | /
#define PHYREG_wait()
    while( CSL_FEXT(MDIO_REGS->USERACCESS0,MDIO_USERACCESS0_GO) )
#define PHYREG_waitResults( results )
    while( CSL_FEXT(MDIO_REGS->USERACCESS0,MDIO_USERACCESS0_GO) );
    results = CSL_FEXT(MDIO_REGS->USERACCESS0, MDIO_USERACCESS0_DATA); }
```

## 29.2.9 EMAC Module


This section discusses the architecture and basic function of the EMAC module.

### 29.2.9.1 EMAC Module Components

The EMAC module (Figure 29-11) interfaces to the outside world through the Media Independent Interface (MII) or Reduced Media Independent Interface (RMII). The interface between the EMAC module and the system core is provided through the EMAC control module. The EMAC consists of the following logical components:

- The receive path includes: receive DMA engine, receive FIFO, and MAC receiver
- The transmit path includes: transmit DMA engine, transmit FIFO, and MAC transmitter
- Statistics logic
- State RAM
- Interrupt controller
- Control registers and logic
- Clock and reset logic

**Figure 29-11. EMAC Module Block Diagram**



#### 29.2.9.1.1 Receive DMA Engine

The receive DMA engine is the interface between the receive FIFO and the system core. It interfaces to the CPU through the bus arbiter in the EMAC control module. This DMA engine is totally independent of the device DMA.

#### 29.2.9.1.2 Receive FIFO

The receive FIFO consists of three cells of 64-bytes each and associated control logic. The FIFO buffers receive data in preparation for writing into packet buffers in device memory.

### 29.2.9.1.3 MAC Receiver

The MAC receiver detects and processes incoming network frames, de-frames them, and puts them into the receive FIFO. The MAC receiver also detects errors and passes statistics to the statistics RAM.

### 29.2.9.1.4 Transmit DMA Engine

The transmit DMA engine is the interface between the transmit FIFO and the CPU. It interfaces to the CPU through the bus arbiter in the EMAC control module.

### 29.2.9.1.5 Transmit FIFO

The transmit FIFO consists of three cells of 64-bytes each and associated control logic. The FIFO buffers data in preparation for transmission.

### 29.2.9.1.6 MAC Transmitter

The MAC transmitter formats frame data from the transmit FIFO and transmits the data using the CSMA/CD access protocol. The frame CRC can be automatically appended, if required. The MAC transmitter also detects transmission errors and passes statistics to the statistics registers.

### 29.2.9.1.7 Statistics Logic

The Ethernet statistics are counted and stored in the statistics logic RAM. This statistics RAM keeps track of 36 different Ethernet packet statistics.

### 29.2.9.1.8 State RAM

State RAM contains the head descriptor pointers and completion pointers registers for both transmit and receive channels.

### 29.2.9.1.9 EMAC Interrupt Controller

The interrupt controller contains the interrupt related registers and logic. The 26 raw EMAC interrupts are input to this submodule and masked module interrupts are output.

### 29.2.9.1.10 Control Registers and Logic

The EMAC is controlled by a set of memory-mapped registers. The control logic also signals transmit, receive, and status related interrupts to the CPU through the EMAC control module.

### 29.2.9.1.11 Clock and Reset Logic

The clock and reset submodule generates all the EMAC clocks and resets. For more details on reset capabilities, see [Section 29.2.15.1](#).

## 29.2.9.2 EMAC Module Operational Overview

After reset, initialization, and configuration, the host may initiate transmit operations. Transmit operations are initiated by host writes to the appropriate transmit channel head descriptor pointer contained in the state RAM block. The transmit DMA controller then fetches the first packet in the packet chain from memory. The DMA controller writes the packet into the transmit FIFO in bursts of 64-byte cells. When the threshold number of cells, configurable using the TXCELLTHRESH bit in the FIFO control register (FIFOCONTROL), have been written to the transmit FIFO, or a complete packet, whichever is smaller, the MAC transmitter then initiates the packet transmission. The SYNC block transmits the packet over the MII or RMII interfaces in accordance with the 802.3 protocol. Transmit statistics are counted by the statistics block.

Receive operations are initiated by host writes to the appropriate receive channel head descriptor pointer after host initialization and configuration. The SYNC submodule receives packets and strips off the Ethernet related protocol. The packet data is input to the MAC receiver, which checks for address match and processes errors. Accepted packets are then written to the receive FIFO in bursts of 64-byte cells. The receive DMA controller then writes the packet data to memory. Receive statistics are counted by the statistics block.

The EMAC module operates independently of the CPU. It is configured and controlled by its register set mapped into device memory. Information about data packets is communicated by use of 16-byte descriptors that are placed in an 8K-byte block of RAM in the EMAC control module (CPPI buffer descriptor memory).

For transmit operations, each 16-byte descriptor describes a packet or packet fragment in the system's internal or external memory. For receive operations, each 16-byte descriptor represents a free packet buffer or buffer fragment. On both transmit and receive, an Ethernet packet is allowed to span one or more memory fragments, represented by one 16-byte descriptor per fragment. In typical operation, there is only one descriptor per receive buffer, but transmit packets may be fragmented, depending on the software architecture.

An interrupt is issued to the CPU whenever a transmit or receive operation has completed. However, it is not necessary for the CPU to service the interrupt while there are additional resources available. In other words, the EMAC continues to receive Ethernet packets until its receive descriptor list has been exhausted. On transmit operations, the transmit descriptors need only be serviced to recover their associated memory buffer. Thus, it is possible to delay servicing of the EMAC interrupt if there are real-time tasks to perform.

Eight channels are supplied for both transmit and receive operations. On transmit, the eight channels represent eight independent transmit queues. The EMAC can be configured to treat these channels as an equal priority "round-robin" queue or as a set of eight fixed-priority queues. On receive, the eight channels represent eight independent receive queues with packet classification. Packets are classified based on the destination MAC address. Each of the eight channels is assigned its own MAC address, enabling the EMAC module to act like eight virtual MAC adapters. Also, specific types of frames can be sent to specific channels. For example, multicast, broadcast, or other (promiscuous, error, etc.), can each be received on a specific receive channel queue.

The EMAC keeps track of 36 different statistics, plus keeps the status of each individual packet in its corresponding packet descriptor.

## 29.2.10 MAC Interface

The following sections discuss the operation of the Media Independent Interface (MII) and Reduced Media Independent Interface (RMII) in 10 Mbps and 100 Mbps mode. An IEEE 802.3 compliant Ethernet MAC controls the interface.

### 29.2.10.1 Data Reception

#### 29.2.10.1.1 Receive Control

Data received from the PHY is interpreted and output to the EMAC receive FIFO. Interpretation involves detection and removal of the preamble and start-of-frame delimiter, extraction of the address and frame length, data handling, error checking and reporting, cyclic redundancy checking (CRC), and statistics control signal generation. Address detection and frame filtering is performed outside the MAC interface.

#### 29.2.10.1.2 Receive Inter-Frame Interval

The 802.3 standard requires an interpacket gap (IPG), which is 96 bit times. However, the EMAC can tolerate a reduced IPG of 8 bit times with a correct preamble and start frame delimiter. This interval between frames must comprise (in the following order):

1. An Interpacket Gap (IPG).
2. A 7-byte preamble (all bytes 55h).
3. A 1-byte start of frame delimiter (5Dh).

### 29.2.10.1.3 Receive Flow Control

When enabled and triggered, receive flow control is initiated to limit the EMAC from further frame reception. Two forms of receive buffer flow control are available:

- Collision-based flow control for half-duplex mode
- IEEE 802.3x pause frames flow control for full-duplex mode

In either case, receive flow control prevents frame reception by issuing the flow control appropriate for the current mode of operation. Receive flow control prevents reception of frames on the EMAC until all of the triggering conditions clear, at which time frames may again be received by the EMAC.

Receive flow control is enabled by the RXBUFFERFLOWEN bit in the MAC control register (MACCONTROL). The EMAC is configured for collision or IEEE 802.3X flow control using the FULLDUPLEX bit in MACCONTROL. Receive flow control is triggered when the number of free buffers in any enabled receive channel free buffer count register (RXnFREEBUFFER) is less than or equal to the receive channel flow control threshold register (RXnFLOWTHRESH) value. Receive flow control is independent of receive QOS, except that both use the free buffer values.

#### 29.2.10.1.3.1 Collision-Based Receive Buffer Flow Control

Collision-based receive buffer flow control provides a means of preventing frame reception when the EMAC is operating in half-duplex mode (the FULLDUPLEX bit is cleared in MACCONTROL). When receive flow control is enabled and triggered, the EMAC generates collisions for received frames. The jam sequence transmitted is the 12-byte sequence C3.C3.C3.C3.C3.C3.C3.C3.C3.C3.C3h. The jam sequence begins no later than approximately as the source address starts to be received. Note that these forced collisions are not limited to a maximum of 16 consecutive collisions, and are independent of the normal back-off algorithm.

Receive flow control does not depend on the value of the incoming frame destination address. A collision is generated for any incoming packet, regardless of the destination address, if any EMAC enabled channel's free buffer register value is less than or equal to the channel's flow threshold value.

#### 29.2.10.1.3.2 IEEE 802.3x-Based Receive Buffer Flow Control

IEEE 802.3x-based receive buffer flow control provides a means of preventing frame reception when the EMAC is operating in full-duplex mode (the FULLDUPLEX bit is set in MACCONTROL). When receive flow control is enabled and triggered, the EMAC transmits a pause frame to request that the sending station stop transmitting for the period indicated within the transmitted pause frame.

The EMAC transmits a pause frame to the reserved multicast address at the first available opportunity (immediately if currently idle or following the completion of the frame currently being transmitted). The pause frame contains the maximum possible value for the pause time (FFFFh). The EMAC counts the receive pause frame time (decrements FF00h to 0) and retransmits an outgoing pause frame, if the count reaches 0. When the flow control request is removed, the EMAC transmits a pause frame with a zero pause time to cancel the pause request.

Note that transmitted pause frames are only a request to the other end station to stop transmitting. Frames that are received during the pause interval are received normally (provided the receive FIFO is not full).

Pause frames are transmitted if enabled and triggered, regardless of whether or not the EMAC is observing the pause time period from an incoming pause frame.

The EMAC transmits pause frames as described below:

- The 48-bit reserved multicast destination address 01.80.C2.00.00.01h.
- The 48-bit source address (set using the MACSRCADDRLO and MACSRCADDRHI registers).
- The 16-bit length/type field containing the value 88.08h.
- The 16-bit pause opcode equal to 00.01h.
- The 16-bit pause time value of FF.FFh. A pause-quantum is 512 bit-times. Pause frames sent to cancel a pause request have a pause time value of 00.00h.
- Zero padding to 64-byte data length (EMAC transmits only 64-byte pause frames).

- The 32-bit frame-check sequence (CRC word).

All quantities are hexadecimal and are transmitted most-significant byte first. The least-significant bit (LSB) is transferred first in each byte.

If the RXBUFFERFLOWEN bit in MACCONTROL is cleared to 0 while the pause time is nonzero, then the pause time is cleared to 0 and a zero count pause frame is sent.

### **29.2.10.2 Data Transmission**

The EMAC passes data to the PHY from the transmit FIFO (when enabled). Data is synchronized to the transmit clock rate. Transmission begins when there are TXCELLTHRESH cells of 64 bytes each, or a complete packet, in the FIFO.

#### **29.2.10.2.1 Transmit Control**

A jam sequence is output if a collision is detected on a transmit packet. If the collision was late (after the first 64 bytes have been transmitted), the collision is ignored. If the collision is not late, the controller will back off before retrying the frame transmission. When operating in full-duplex mode, the carrier sense (MII\_CRS) and collision-sensing (MII\_COL) modes are disabled.

#### **29.2.10.2.2 CRC Insertion**

If the SOP buffer descriptor PASSCRC flag is cleared, the EMAC generates and appends a 32-bit Ethernet CRC onto the transmitted data. For the EMAC-generated CRC case, a CRC (or placeholder) at the end of the data is allowed but not required. The buffer byte count value should not include the CRC bytes, if they are present.

If the SOP buffer descriptor PASSCRC flag is set, then the last four bytes of the transmit data are transmitted as the frame CRC. The four CRC data bytes should be the last four bytes of the frame and should be included in the buffer byte count value. The MAC performs no error checking on the outgoing CRC.

#### **29.2.10.2.3 Adaptive Performance Optimization (APO)**

The EMAC incorporates adaptive performance optimization (APO) logic that may be enabled by setting the TXPACE bit in the MAC control register (MACCONTROL). Transmission pacing to enhance performance is enabled when the TXPACE bit is set. Adaptive performance pacing introduces delays into the normal transmission of frames, delaying transmission attempts between stations, reducing the probability of collisions occurring during heavy traffic (as indicated by frame deferrals and collisions), thereby, increasing the chance of successful transmission.

When a frame is deferred, suffers a single collision, multiple collisions, or excessive collisions, the pacing counter is loaded with an initial value of 31. When a frame is transmitted successfully (without experiencing a deferral, single collision, multiple collision, or excessive collision), the pacing counter is decremented by 1, down to 0.

With pacing enabled, a new frame is permitted to immediately (after one interpacket gap) attempt transmission only if the pacing counter is 0. If the pacing counter is nonzero, the frame is delayed by the pacing delay of approximately four interpacket gap (IPG) delays. APO only affects the IPG preceding the first attempt at transmitting a frame; APO does not affect the back-off algorithm for retransmitted frames.

#### **29.2.10.2.4 Interpacket-Gap (IPG) Enforcement**

The measurement reference for the IPG of 96 bit times is changed depending on frame traffic conditions. If a frame is successfully transmitted without collision and MII\_CRS is deasserted within approximately 48 bit times of MII\_TXEN being deasserted, then 96 bit times is measured from MII\_TXEN. If the frame suffered a collision or MII\_CRS is not deasserted until more than approximately 48 bit times after MII\_TXEN is deasserted, then 96 bit times (approximately, but not less) is measured from MII\_CRS.

#### **29.2.10.2.5 Back Off**

The EMAC implements the 802.3 binary exponential back-off algorithm.

### 29.2.10.2.6 Transmit Flow Control

Incoming pause frames are acted upon, when enabled, to prevent the EMAC from transmitting any further frames. Incoming pause frames are only acted upon when the FULLDUPLEX and TXFLOWEN bits in the MAC control register (MACCONTROL) are set. Pause frames are not acted upon in half-duplex mode. Pause frame action is taken if enabled, but normally the frame is filtered and not transferred to memory. MAC control frames are transferred to memory, if the RXCMFEN bit in the receive multicast/broadcast/promiscuous channel enable register (RXMBPENABLE) is set. The TXFLOWEN and FULLDUPLEX bits affect whether or not MAC control frames are acted upon, but they have no affect upon whether or not MAC control frames are transferred to memory or filtered.

Pause frames are a subset of MAC control frames with an opcode field of 0001h. Incoming pause frames are only acted upon by the EMAC if:

- TXFLOWEN bit is set in MACCONTROL
- The frame's length is 64 to RXMAXLEN bytes inclusive
- The frame contains no CRC error or align/code errors

The pause time value from valid frames is extracted from the two bytes following the opcode. The pause time is loaded into the EMAC transmit pause timer and the transmit pause time period begins. If a valid pause frame is received during the transmit pause time period of a previous transmit pause frame then:

- If the destination address is not equal to the reserved multicast address or any enabled or disabled unicast address, then the transmit pause timer immediately expires, or
- If the new pause time value is 0, then the transmit pause timer immediately expires, else
- The EMAC transmit pause timer immediately is set to the new pause frame pause time value. (Any remaining pause time from the previous pause frame is discarded).

If the TXFLOWEN bit in MACCONTROL is cleared, then the pause timer immediately expires.

The EMAC does not start the transmission of a new data frame any sooner than 512 bit-times after a pause frame with a nonzero pause time has finished being received (MII\_RXDV going inactive). No transmission begins until the pause timer has expired (the EMAC may transmit pause frames in order to initiate outgoing flow control). Any frame already in transmission when a pause frame is received is completed and unaffected.

Incoming pause frames consist of:

- A 48-bit destination address equal to one of the following:
  - The reserved multicast destination address 01.80.C2.00.00.01h
  - Any EMAC 48-bit unicast address. Pause frames are accepted, regardless of whether the channel is enabled or not.
- The 16-bit length/type field containing the value 88.08h.
- The 48-bit source address of the transmitting device.
- The 16-bit pause opcode equal to 00.01h.
- The 16-bit pause time. A pause-quantum is 512 bit-times.
- Padding to 64-byte data length.
- The 32-bit frame-check sequence (CRC word).

All quantities are hexadecimal and are transmitted most-significant byte first. The least-significant bit (LSB) is transferred first in each byte.

The padding is required to make up the frame to a minimum of 64 bytes. The standard allows pause frames longer than 64 bytes to be discarded or interpreted as valid pause frames. The EMAC recognizes any pause frame between 64 bytes and RXMAXLEN bytes in length.

### 29.2.10.2.7 Speed, Duplex, and Pause Frame Support

The MAC operates at 10 Mbps or 100 Mbps, in half-duplex or full-duplex mode, and with or without pause frame support as configured by the host.

## 29.2.11 Packet Receive Operation

### 29.2.11.1 Receive DMA Host Configuration

To configure the receive DMA for operation the host must:

- Initialize the receive addresses.
- Initialize the receive channel  $n$  DMA head descriptor pointer registers (RX $n$ HDP) to 0.
- Write the MAC address hash  $n$  registers (MACHASH1 and MACHASH2), if multicast addressing is desired.
- If flow control is to be enabled, initialize:
  - the receive channel  $n$  free buffer count registers (RX $n$ FREEBUFFER)
  - the receive channel  $n$  flow control threshold register (RX $n$ FLOWTHRESH)
  - the receive filter low priority frame threshold register (RXFILTERLOWTHRESH)
- Enable the desired receive interrupts using the receive interrupt mask set register (RXINTMASKSET) and the receive interrupt mask clear register (RXINTMASKCLEAR).
- Set the appropriate configuration bits in the MAC control register (MACCONTROL).
- Write the receive buffer offset register (RXBUFFEROFFSET) value (typically zero).
- Setup the receive channel(s) buffer descriptors and initialize RX $n$ HDP.
- Enable the receive DMA controller by setting the RXEN bit in the receive control register (RXCONTROL).
- Configure and enable the receive operation, as desired, in the receive multicast/broadcast/promiscuous channel enable register (RXMBPENABLE) and by using the receive unicast set register (RXUNICASTSET) and the receive unicast clear register (RXUNICASTCLEAR).

### 29.2.11.2 Receive Channel Enabling

Each of the eight receive channels has an enable bit (RXCH $n$ EN) in the receive unicast set register (RXUNICASTSET) that is controlled using RXUNICASTSET and the receive unicast clear register (RXUNICASTCLEAR). The RXCH $n$ EN bits determine whether the given channel is enabled (when set to 1) to receive frames with a matching unicast or multicast destination address.

The RXBROADEN bit in the receive multicast/broadcast/promiscuous channel enable register (RXMBPENABLE) determines if broadcast frames are enabled or filtered. If broadcast frames are enabled (when set to 1), then they are copied to only a single channel selected by the RXBROADCH bit in RXMBPENABLE.

The RXMULTEN bit in RXMBPENABLE determines if hash matching multicast frames are enabled or filtered. Incoming multicast addresses (group addresses) are hashed into an index in the hash table. If the indexed bit is set then the frame hash matches and will be transferred to the channel selected by the RXMULTCH bit in RXMBPENABLE when multicast frames are enabled. The multicast hash bits are set in the MAC address hash  $n$  registers (MACHASH1 and MACHASH2).

The RXPROMCH bit in RXMBPENABLE selects the promiscuous channel to receive frames selected by the RXCMFEN, RXCSFEN, RXCEFEN, and RXCAFEN bits. These four bits allow reception of MAC control frames, short frames, error frames, and all frames (promiscuous), respectively.

### 29.2.11.3 Receive Address Matching

All eight MAC addresses corresponding to the eight receive channels share the upper 40 bits. Only the lower byte is unique for each address. All eight receive addresses should be initialized, because pause frames are acted upon regardless of whether a channel is enabled or not.

A MAC address is written by first writing the address number (channel) to be written into the MAC index register (MACINDEX). The upper 32 bits of address are then written to the MAC address high bytes register (MACADDRHI), which is followed by writing the lower 16 bits of address to the MAC address low bytes register (MACADDRLO). Since all eight MAC addresses share the upper 40 bits of address, MACADDRHI needs to be written only the first time (for the first channel configured).

#### 29.2.11.4 Hardware Receive QOS Support

Hardware receive quality of service (QOS) is supported, when enabled, by the Tag Protocol Identifier format and the associated Tag Control Information (TCI) format priority field. When the incoming frame length/type value is equal to 81.00h, the EMAC recognizes the frame as an Ethernet Encoded Tag Protocol Type. The two octets immediately following the protocol type contain the 16-bit TCI field. Bits 15-13 of the TCI field contain the received frames priority (0 to 7). The received frame is a low-priority frame, if the priority value is 0 to 3; the received frame is a high-priority frame, if the priority value is 4 to 7. All frames that have a length/type field value not equal to 81.00h are low-priority frames. Received frames that contain priority information are determined by the EMAC as:

- A 48-bit (6 bytes) destination address equal to:
  - The destination station's individual unicast address.
  - The destination station's multicast address (MACHASH1 and MACHASH2).
  - The broadcast address of all ones.
- A 48-byte (6 bytes) source address.
- The 16-bit (2 bytes) length/type field containing the value 81.00h.
- The 16-bit (2 bytes) TCI field with the priority field in the upper 3 bits.
- Data bytes
- The 4 bytes CRC.

The receive filter low priority frame threshold register (RXFILTERLOWTHRESH) and the receive channel  $n$  free buffer count registers (RXnFREEBUFFER) are used in conjunction with the priority information to implement receive hardware QOS. Low-priority frames are filtered if the number of free buffers (RXnFREEBUFFER) for the frame channel is less than or equal to the filter low threshold (RXFILTERLOWTHRESH) value. Hardware QOS is enabled by the RXQOSEN bit in the receive multicast/broadcast/promiscuous channel enable register (RXMBPENABLE).

#### 29.2.11.5 Host Free Buffer Tracking

The host must track free buffers for each enabled channel (including unicast, multicast, broadcast, and promiscuous), if receive QOS or receive flow control is used. Disabled channel free buffer values are do not cares. During initialization, the host should write the number of free buffers for each enabled channel to the appropriate receive channel  $n$  free buffer count registers (RXnFREEBUFFER). The EMAC decrements the appropriate channel's free buffer value for each buffer used. When the host reclaims the frame buffers, the host should write the channel free buffer register with the number of reclaimed buffers (write to increment). There are a maximum of 65,535 free buffers available. RXnFREEBUFFER only needs to be updated by the host if receive QOS or flow control is used.

#### 29.2.11.6 Receive Channel Teardown

The host commands a receive channel teardown by writing the channel number to the receive teardown register (RXTEARDOWN). When a teardown command is issued to an enabled receive channel, the following occurs:

- Any current frame in reception completes normally.
- The TDOWNCMPLT flag is set in the next buffer descriptor in the chain, if there is one.
- The channel head descriptor pointer is cleared to 0.
- A receive interrupt for the channel is issued to the host.
- The corresponding receive channel  $n$  completion pointer register (RXnCP) contains the value FFFF FFCh.

Channel teardown may be commanded on any channel at any time. The host is informed of the teardown completion by the set teardown complete (TDOWNCMPLT) buffer descriptor bit. The EMAC does not clear any channel enables due to a teardown command. A teardown command to an inactive channel issues an interrupt that software should acknowledge with an FFFF FFCh acknowledge value to RXnCP (note that there is no buffer descriptor in this case). Software may read RXnCP to determine if the interrupt was due to a commanded teardown. The read value is FFFF FFCh, if the interrupt was due to a teardown command.

### 29.2.11.7 Receive Frame Classification

Received frames are proper (good) frames, if they are between 64 bytes and the value in the receive maximum length register (RXMAXLEN) bytes in length (inclusive) and contain no code, align, or CRC errors.

Received frames are long frames, if their frame count exceeds the value in RXMAXLEN. The RXMAXLEN reset (default) value is 5EEh (1518 in decimal). Long received frames are either oversized or jabber frames. Long frames with no errors are oversized frames; long frames with CRC, code, or alignment errors are jabber frames.

Received frames are short frames, if their frame count is less than 64 bytes. Short frames that address match and contain no errors are undersized frames; short frames with CRC, code, or alignment errors are fragment frames. If the frame length is less than or equal to 20, then the frame CRC is passed, regardless of whether the RXPASSCRC bit is set or cleared in the receive multicast/broadcast/promiscuous channel enable register (RXMBPENABLE).

A received long packet always contains RXMAXLEN number of bytes transferred to memory (if the RXCEFEN bit is set in RXMBPENABLE), regardless of the value of the RXPASSCRC bit. Following is an example with RXMAXLEN set to 1518:

- If the frame length is 1518, then the packet is not a long packet and there are 1514 or 1518 bytes transferred to memory depending on the value of the RXPASSCRC bit.
- If the frame length is 1519, there are 1518 bytes transferred to memory regardless of the RXPASSCRC bit value. The last three bytes are the first three CRC bytes.
- If the frame length is 1520, there are 1518 bytes transferred to memory regardless of the RXPASSCRC bit value. The last two bytes are the first two CRC bytes.
- If the frame length is 1521, there are 1518 bytes transferred to memory regardless of the RXPASSCRC bit value. The last byte is the first CRC byte.
- If the frame length is 1522, there are 1518 bytes transferred to memory. The last byte is the last data byte.

### 29.2.11.8 Promiscuous Receive Mode

When the promiscuous receive mode is enabled by setting the RXCAFEN bit in the receive multicast/broadcast/promiscuous channel enable register (RXMBPENABLE), nonaddress matching frames that would normally be filtered are transferred to the promiscuous channel. Address matching frames that would normally be filtered due to errors are transferred to the address match channel when the RXCAFEN and RXCEFEN bits in RXMBPENABLE are set. A frame is considered to be an address matching frame only if it is enabled to be received on a unicast, multicast, or broadcast channel. Frames received to disabled unicast, multicast, or broadcast channels are considered nonaddress matching.

MAC control frames address match only if the RXCMFEN bit in RXMBPENABLE is set. The RXCEFEN and RXCSFEN bits in RXMBPENABLE determine whether error frames are transferred to memory or not, but they do not determine whether error frames are address matching or not. Short frames are a special type of error frames.

A single channel is selected as the promiscuous channel by the RXPROMCH bit in RXMBPENABLE. The promiscuous receive mode is enabled by the RXCMFEN, RXCEFEN, RXCSFEN, and RXCAFEN bits in RXMBPENABLE. [Table 29-7](#) shows the effects of the promiscuous enable bits. Proper frames are frames that are between 64 bytes and the value in the receive maximum length register (RXMAXLEN) bytes in length inclusive and contain no code, align, or CRC errors.

**Table 29-7. Receive Frame Treatment Summary**

<b>Address Match</b>	<b>RXCAFEN</b>	<b>RXCEFEN</b>	<b>RXCMFEN</b>	<b>RXCSFEN</b>	<b>Receive Frame Treatment</b>
0	0	X	X	X	No frames transferred.
0	1	0	0	0	Proper frames transferred to promiscuous channel.
0	1	0	0	1	Proper/undersized data frames transferred to promiscuous channel.
0	1	0	1	0	Proper data and control frames transferred to promiscuous channel.
0	1	0	1	1	Proper/undersized data and control frames transferred to promiscuous channel.
0	1	1	0	0	Proper/oversize/jabber/code/align/CRC data frames transferred to promiscuous channel. No control or undersized/fragment frames are transferred.
0	1	1	0	1	Proper/undersized/fragment/oversize/jabber/code/align/CRC data frames transferred to promiscuous channel. No control frames are transferred.
0	1	1	1	0	Proper/oversize/jabber/code/align/CRC data and control frames transferred to promiscuous channel. No undersized frames are transferred.
0	1	1	1	1	All nonaddress matching frames with and without errors transferred to promiscuous channel.
1	X	0	0	0	Proper data frames transferred to address match channel.
1	X	0	0	1	Proper/undersized data frames transferred to address match channel.
1	X	0	1	0	Proper data and control frames transferred to address match channel.
1	X	0	1	1	Proper/undersized data and control frames transferred to address match channel.
1	X	1	0	0	Proper/oversize/jabber/code/align/CRC data frames transferred to address match channel. No control or undersized frames are transferred.
1	X	1	0	1	Proper/oversize/jabber/fragment/undersized/code/align/CRC data frames transferred to address match channel. No control frames are transferred.
1	X	1	1	0	Proper/oversize/jabber/code/align/CRC data and control frames transferred to address match channel. No undersized/fragment frames are transferred.
1	X	1	1	1	All address matching frames with and without errors transferred to the address match channel

### 29.2.11.9 Receive Overrun

The types of receive overrun are:

- FIFO start of frame overrun (FIFO\_SOF)
- FIFO middle of frame overrun (FIFO\_MOF)
- DMA start of frame overrun (DMA\_SOF)
- DMA middle of frame overrun (DMA\_MOF)

The statistics counters used to track these types of receive overrun are:

- Receive start of frame overruns register (RXSOFOVERRUNS)
- Receive middle of frame overruns register (RXMOFOVERRUNS)
- Receive DMA overruns register (RXDMAOVERRUNS)

Start of frame overruns happen when there are no resources available when frame reception begins. Start of frame overruns increment the appropriate overrun statistic(s) and the frame is filtered.

Middle of frame overruns happen when there are some resources to start the frame reception, but the resources run out during frame reception. In normal operation, a frame that overruns after starting the frame reception is filtered and the appropriate statistic(s) are incremented; however, the RXCEFEN bit in the receive multicast/broadcast/promiscuous channel enable register (RXMBPENABLE) affects overrun frame treatment. [Table 29-8](#) shows how the overrun condition is handled for the middle of frame overrun.

**Table 29-8. Middle of Frame Overrun Treatment**

Address Match	RXCAFEN	RXCEFEN	Middle of Frame Overrun Treatment
0	0	X	Overrun frame filtered.
0	1	0	Overrun frame filtered.
0	1	1	As much frame data as possible is transferred to the promiscuous channel until overrun. The appropriate overrun statistic(s) is incremented and the OVERRUN and NOMATCH flags are set in the SOP buffer descriptor. Note that the RXMAXLEN number of bytes cannot be reached for an overrun to occur (it would be truncated and be a jabber or oversize).
1	X	0	Overrun frame filtered with the appropriate overrun statistic(s) incremented.
1	X	1	As much frame data as possible is transferred to the address match channel until overrun. The appropriate overrun statistic(s) is incremented and the OVERRUN flag is set in the SOP buffer descriptor. Note that the RXMAXLEN number of bytes cannot be reached for an overrun to occur (it would be truncated).

### 29.2.12 Packet Transmit Operation

The transmit DMA is an eight channel interface. Priority between the eight queues may be either fixed or round-robin as selected by the TXPTYPE bit in the MAC control register (MACCONTROL). If the priority type is fixed, then channel 7 has the highest priority and channel 0 has the lowest priority. Round-robin priority proceeds from channel 0 to channel 7.

#### 29.2.12.1 Transmit DMA Host Configuration

To configure the transmit DMA for operation the host must perform:

- Write the MAC source address low bytes register (MACSRCADDRLO) and the MAC source address high bytes register (MACSRCADDRHI) (used for pause frames on transmit).
- Initialize the transmit channel  $n$  DMA head descriptor pointer registers (TX $n$ HDP) to 0.
- Enable the desired transmit interrupts using the transmit interrupt mask set register (TXINTMASKSET) and the transmit interrupt mask clear register (TXINTMASKCLEAR).
- Set the appropriate configuration bits in the MAC control register (MACCONTROL).
- Setup the transmit channel(s) buffer descriptors in host memory.
- Enable the transmit DMA controller by setting the TXEN bit in the transmit control register (TXCONTROL).
- Write the appropriate TX $n$ HDP with the pointer to the first descriptor to start transmit operations.

#### 29.2.12.2 Transmit Channel Teardown

The host commands a transmit channel teardown by writing the channel number to the transmit teardown register (TXTEARDOWN). When a teardown command is issued to an enabled transmit channel, the following occurs:

- Any frame currently in transmission completes normally.
- The TDOWNCMPLT flag is set in the next SOP buffer descriptor in the chain, if there is one.
- The channel head descriptor pointer is cleared to 0.
- A transmit interrupt is issued to inform the host of the channel teardown.
- The corresponding transmit channel  $n$  completion pointer register (TX $n$ CP) contains the value FFFF FFFCh.
- The host should acknowledge a teardown interrupt with an FFFF FFFCh acknowledge value.

Channel teardown may be commanded on any channel at any time. The host is informed of the teardown completion by the set teardown complete (TDOWNCMPLT) buffer descriptor bit. The EMAC does not clear any channel enables due to a teardown command. A teardown command to an inactive channel issues an interrupt that software should acknowledge with an FFFF FFFCh acknowledge value to TX $n$ CP (note that there is no buffer descriptor in this case). Software may read the interrupt acknowledge location (TX $n$ CP) to determine if the interrupt was due to a commanded teardown. The read value is FFFF FFFCh, if the interrupt was due to a teardown command.

### 29.2.13 Receive and Transmit Latency

The transmit and receive FIFOs each contain three 64-byte cells. The EMAC begins transmission of a packet on the wire after TXCELLTHRESH (configurable through the FIFO control register) cells, or a complete packet, are available in the FIFO.

Transmit underrun cannot occur for packet sizes of TXCELLTHRESH times 64 bytes (or less). For larger packet sizes, transmit underrun occurs if the memory latency is greater than the time required to transmit a 64-byte cell on the wire; this is 5.12  $\mu$ s in 100 Mbps mode and 51.2  $\mu$ s in 10 Mbps mode. The memory latency time includes all buffer descriptor reads for the entire cell data.

Receive overrun is prevented if the receive memory cell latency is less than the time required to transmit a 64-byte cell on the wire: 5.12  $\mu$ s in 100 Mbps mode, or 51.2  $\mu$ s in 10 Mbps mode. The latency time includes any required buffer descriptor reads for the cell data.

Latency to system's internal and external RAM can be controlled through the use of the transfer node priority allocation register available at the device level. Latency to descriptor RAM is low because RAM is local to the EMAC, as it is part of the EMAC control module.

### 29.2.14 Transfer Node Priority

The device contains a chip-level master priority register that is used to set the priority of the transfer node used in issuing memory transfer requests to system memory.

Although the EMAC has internal FIFOs to help alleviate memory transfer arbitration problems, the average transfer rate of data read and written by the EMAC to internal or external processor memory must be at least that of the Ethernet wire rate. In addition, the internal FIFO system can not withstand a single memory latency event greater than the time it takes to fill or empty a TXCELLTHRESH number of internal 64 byte FIFO cells.

For 100 Mbps operation, these restrictions translate into the following rules:

- The short-term average, each 64-byte memory read/write request from the EMAC must be serviced in no more than 5.12  $\mu$ s.
- Any single latency event in request servicing can be no longer than  $(5.12 \times \text{TXCELLTHRESH}) \mu\text{s}$ .

## 29.2.15 Reset Considerations

### 29.2.15.1 Software Reset Considerations

The peripheral clock is controlled by the Global Clock Module (GCM), while the reset to the EMAC, MDIO and EMAC control module is controlled by the system module. See the "Architecture" chapter of the Technical Reference Manual for more on how to enable or disable the peripheral clock to the EMAC, MDIO and EMAC control module. For more on how the EMAC, MDIO, and EMAC control module are disabled or placed in reset at runtime, see [Section 29.2.18](#).

Within the peripheral itself, the EMAC component of the Ethernet MAC peripheral can be placed in a reset state by writing to the soft reset register (SOFTRESET). Writing a 1 to the SOFTRESET bit causes the EMAC logic to be reset and the register values to be set to their default values. Software reset occurs when the receive and transmit DMA controllers are in an idle state to avoid locking up the configuration bus; it is the responsibility of the software to verify that there are no pending frames to be transferred. After writing a 1 to the SOFTRESET bit, it may be polled to determine if the reset has occurred. If a 1 is read, the reset has not yet occurred; if a 0 is read, then a reset has occurred.

After a software reset operation, all the EMAC registers need to be reinitialized for proper data transmission, including the FULLDUPLEX bit setting in the MAC control register (MACCONTROL).

Unlike the EMAC module, the MDIO and EMAC control modules cannot be placed in reset from a register inside their memory map.

### 29.2.15.2 Hardware Reset Considerations

When a hardware reset occurs, the EMAC peripheral has its register values reset and all the components return to their default state. After the hardware reset, the EMAC needs to be initialized before being able to resume its data transmission, as described in [Section 29.2.16](#).

A hardware reset is the only means of recovering from the error interrupts (HOSTPEND), which are triggered by errors in packet buffer descriptors. Before doing a hardware reset, you should inspect the error codes in the MAC status register (MACSTATUS) that gives information about the type of software error that needs to be corrected. For detailed information on error interrupts, see [Section 29.2.17.1.4](#).

## 29.2.16 Initialization

### 29.2.16.1 Enabling the EMAC/MDIO Peripheral

When the device is powered on, the EMAC peripheral becomes enabled as soon as the system reset is released, and the EMAC peripheral registers are set to their default values. The application software can configure the EMAC peripheral registers as required.

### 29.2.16.2 EMAC Control Module Initialization

The EMAC control module is used for global interrupt enables and to pace interrupts using 1ms time windows. There is also an 8K block of CPPI RAM local to the EMAC that is used to hold packet buffer descriptors.

Note that although the EMAC control module and the EMAC module have slightly different functions, in practice, the type of maintenance performed on the EMAC control module is more commonly conducted from the EMAC module software (as opposed to the MDIO module).

The initialization of the EMAC control module consists of two parts:

1. Configuration of the interrupt to the CPU.
2. Initialization of the EMAC control module:

- Setting the interrupt pace counts using the EMAC control module registers INTCONTROL, C0RXIMAX, and C0TXIMAX
- Initializing the EMAC and MDIO modules
- Enabling interrupts in the EMAC control module using the EMAC control module interrupt control registers C0RXTHRESHEN, C0RXEN, C0TXEN, and C0MISCEN.

The process of mapping the EMAC interrupts to the CPU is done through the Vectored Interrupt Manager (VIM). Once the interrupt is mapped to a CPU interrupt, general masking and unmasking of interrupts (to control reentrancy) should be done at the chip level by manipulating the interrupt core enable mask registers.

### 29.2.16.3 MDIO Module Initialization

The MDIO module is used to initially configure and monitor one or more external PHY devices. Other than initializing the software state machine (details on this state machine can be found in the IEEE 802.3 standard), all that needs to be done for the MDIO module is to enable the MDIO engine and to configure the clock divider. To set the clock divider, supply an MDIO clock of 1 MHz. For example, if the peripheral clock is 50 MHz, the divider can be set to 50.

Both the state machine enable and the MDIO clock divider are controlled through the MDIO control register (CONTROL). If none of the potentially connected PHYs require the access preamble, the PREAMBLE bit in CONTROL can also be set to speed up PHY register access.

If the MDIO module is to operate on an interrupt basis, the interrupts can be enabled at this time using the MDIO user command complete interrupt mask set register (USERINTMASKSET) for register access and the MDIO user PHY select register (USERPHYSEL $n$ ) if a target PHY is already known.

Once the MDIO state machine has been initialized and enabled, it starts polling all 32 PHY addresses on the MDIO bus, looking for an active PHY. Since it can take up to 50  $\mu$ s to read one register, it can be some time before the MDIO module provides an accurate representation of whether a PHY is available. Also, a PHY can take up to 3 seconds to negotiate a link. Thus, it is advisable to run the MDIO software off a time-based event rather than polling.

For more information on PHY control registers, see your PHY device documentation.

#### 29.2.16.4 EMAC Module Initialization

The EMAC module is used to send and receive data packets over the network. This is done by maintaining up to eight transmit and receive descriptor queues. The EMAC module configuration must also be kept up-to-date based on PHY negotiation results returned from the MDIO module. Most of the work in developing an application or device driver for Ethernet is programming this module.

The following is the initialization procedure a device driver would follow to get the EMAC to the state where it is ready to receive and send Ethernet packets. Some of these steps are not necessary when performed immediately after device reset.

1. If enabled, clear the device interrupt enable bits in the EMAC control module interrupt control registers C0RXTHRESHEN, C0RXEN, C0TXEN, and C0MISCEN.
2. Clear the MAC control register (MACCONTROL), receive control register (RXCONTROL), and transmit control register (TXCONTROL) (not necessary immediately after reset).
3. Initialize all 16 header descriptor pointer registers (RXnHDP and TXnHDP) to 0.
4. Clear all 36 statistics registers by writing 0 (not necessary immediately after reset).
5. Setup the local Ethernet MAC address by programming the MAC index register (MACINDEX), MAC address high bytes register (MACADDRHI), and MAC address low bytes register (MACADDRLO). Be sure to program all eight MAC address registers - whether the receive channel is to be enabled or not. Duplicate the same MAC address across all unused channels. When using more than one receive channel, start with channel 0 and progress upwards.
6. If buffer flow control is to be enabled, initialize the receive channel  $n$  free buffer count registers (RXnFREEBUFFER), receive channel  $n$  flow control threshold register (RXnFLOWTHRESH), and receive filter low priority frame threshold register (RXFILTERLOWTHRESH).
7. Most device drivers open with no multicast addresses, so clear the MAC address hash registers (MACHASH1 and MACHASH2) to 0.
8. Write the receive buffer offset register (RXBUFFEROFFSET) value (typically zero).
9. Initially clear all unicast channels by writing FFh to the receive unicast clear register (RXUNICASTCLEAR). If unicast is desired, it can be enabled now by writing the receive unicast set register (RXUNICASTSET). Some drivers will default to unicast on device open while others will not.
10. Setup the receive multicast/broadcast/promiscuous channel enable register (RXMBPENABLE) with an initial configuration. The configuration is based on the current receive filter settings of the device driver. Some drivers may enable things like broadcast and multicast packets immediately, while others may not.
11. Set the appropriate configuration bits in MACCONTROL (do not set the GMIIEN bit yet).
12. Clear all unused channel interrupt bits by writing the receive interrupt mask clear register (RXINTMASKCLEAR) and the transmit interrupt mask clear register (TXINTMASKCLEAR).
13. Enable the receive and transmit channel interrupt bits in the receive interrupt mask set register (RXINTMASKSET) and the transmit interrupt mask set register (TXINTMASKSET) for the channels to be used, and enable the HOSTMASK and STATMASK bits using the MAC interrupt mask set register (MACINTMASKSET).
14. Initialize the receive and transmit descriptor list queues.
15. Prepare receive by writing a pointer to the head of the receive buffer descriptor list to RXnHDP.
16. Enable the receive and transmit DMA controllers by setting the RXEN bit in RXCONTROL and the TXEN bit in TXCONTROL. Then set the GMIIEN bit in MACCONTROL.
17. Enable the device interrupt in EMAC control module registers C0RXTHRESHEN, C0RXEN, C0TXEN, and C0MISCEN.

## 29.2.17 Interrupt Support

### 29.2.17.1 EMAC Module Interrupt Events and Requests

The EMAC module generates 26 interrupt events:

- TXPEND $n$ : Transmit packet completion interrupt for transmit channels 0 through 7
- RXPEND $n$ : Receive packet completion interrupt for receive channels 0 through 7
- RXTHRESHPEND $n$ : Receive packet completion interrupt for receive channels 0 through 7 when flow control is enabled and the number of free buffers is below the threshold
- STATPEND: Statistics interrupt
- HOSTPEND: Host error interrupt

#### 29.2.17.1.1 Transmit Packet Completion Interrupts

The transmit DMA engine has eight channels, with each channel having a corresponding interrupt (TXPEND $n$ ). The transmit interrupts are level interrupts that remain asserted until cleared by the CPU.

Each of the eight transmit channel interrupts may be individually enabled by setting the appropriate bit in the transmit interrupt mask set register (TXINTMASKSET) to 1. Each of the eight transmit channel interrupts may be individually disabled by clearing the appropriate bit by writing a 1 to the transmit interrupt mask clear register (TXINTMASKCLEAR). The raw and masked transmit interrupt status may be read by reading the transmit interrupt status (unmasked) register (TXINTSTATRAW) and the transmit interrupt status (masked) register (TXINTSTATMASKED), respectively.

When the EMAC completes the transmission of a packet, the EMAC issues an interrupt to the CPU (via the EMAC control module) when it writes the packet's last buffer descriptor address to the appropriate channel queue's transmit completion pointer located in the state RAM block. The interrupt is generated by the write when enabled by the interrupt mask, regardless of the value written.

Upon interrupt reception, the CPU processes one or more packets from the buffer chain and then acknowledges an interrupt by writing the address of the last buffer descriptor processed to the queue's associated transmit completion pointer in the transmit DMA state RAM.

The data written by the host (buffer descriptor address of the last processed buffer) is compared to the data in the register written by the EMAC port (address of last buffer descriptor used by the EMAC). If the two values are not equal (which means that the EMAC has transmitted more packets than the CPU has processed interrupts for), the transmit packet completion interrupt signal remains asserted. If the two values are equal (which means that the host has processed all packets that the EMAC has transferred), the pending interrupt is cleared. The value that the EMAC is expecting is found by reading the transmit channel  $n$  completion pointer register (TX $n$ CP).

The EMAC write to the completion pointer actually stores the value in the state RAM. The CPU written value does not actually change the register value. The host written value is compared to the register content (which was written by the EMAC) and if the two values are equal then the interrupt is removed; otherwise, the interrupt remains asserted. The host may process multiple packets prior to acknowledging an interrupt, or the host may acknowledge interrupts for every packet.

The application software must acknowledge the EMAC control module after processing packets by writing the appropriate C0RX key to the EMAC End-Of-Interrupt Vector register (MACEOIVECTOR). See [Section 29.5.12](#) for the acknowledge key values.

#### 29.2.17.1.2 Receive Packet Completion Interrupts

The receive DMA engine has eight channels, which each channel having a corresponding interrupt (RXPEND $n$ ). The receive interrupts are level interrupts that remain asserted until cleared by the CPU.

Each of the eight receive channel interrupts may be individually enabled by setting the appropriate bit in the receive interrupt mask set register (RXINTMASKSET) to 1. Each of the eight receive channel interrupts may be individually disabled by clearing the appropriate bit by writing a 1 in the receive interrupt mask clear register (RXINTMASKCLEAR). The raw and masked receive interrupt status may be read by reading the receive interrupt status (unmasked) register (RXINTSTATRAW) and the receive interrupt status (masked) register (RXINTSTATMASKED), respectively.

When the EMAC completes a packet reception, the EMAC issues an interrupt to the CPU by writing the packet's last buffer descriptor address to the appropriate channel queue's receive completion pointer located in the state RAM block. The interrupt is generated by the write when enabled by the interrupt mask, regardless of the value written.

Upon interrupt reception, the CPU processes one or more packets from the buffer chain and then acknowledges one or more interrupt(s) by writing the address of the last buffer descriptor processed to the queue's associated receive completion pointer in the receive DMA state RAM.

The data written by the host (buffer descriptor address of the last processed buffer) is compared to the data in the register written by the EMAC (address of last buffer descriptor used by the EMAC). If the two values are not equal (which means that the EMAC has received more packets than the CPU has processed interrupts for), the receive packet completion interrupt signal remains asserted. If the two values are equal (which means that the host has processed all packets that the EMAC has received), the pending interrupt is de-asserted. The value that the EMAC is expecting is found by reading the receive channel  $n$  completion pointer register (RXnCP).

The EMAC write to the completion pointer actually stores the value in the state RAM. The CPU written value does not actually change the register value. The host written value is compared to the register content (which was written by the EMAC) and if the two values are equal then the interrupt is removed; otherwise, the interrupt remains asserted. The host may process multiple packets prior to acknowledging an interrupt, or the host may acknowledge interrupts for every packet.

The application software must acknowledge the EMAC control module after processing packets by writing the appropriate C0TX key to the EMAC End-Of-Interrupt Vector register (MACEOIVECTOR). See [Section 29.5.12](#) for the acknowledge key values.

#### **29.2.17.1.3 Statistics Interrupt**

The statistics level interrupt (STATPEND) is issued when any statistics value is greater than or equal to 8000 0000h, if enabled by setting the STATMASK bit in the MAC interrupt mask set register (MACINTMASKSET) to 1. The statistics interrupt is removed by writing to decrement any statistics value greater than 8000 0000h. As long as the most-significant bit of any statistics value is set, the interrupt remains asserted.

The application software must aknowledge the EMAC control module after receiving statistics interrupts by writing the appropriate COMISC key to the EMAC End-Of-Interrupt Vector register (MACEOIVECTOR). See [Section 29.5.12](#) for the acknowledge key values.

#### **29.2.17.1.4 Host Error Interrupt**

The host error interrupt (HOSTPEND) is issued, if enabled, under error conditions dealing with the handling of buffer descriptors, detected during transmit or receive DMA transactions. The failure of the software application to supply properly formatted buffer descriptors results in this error. The error bit can only be cleared by resetting the EMAC module in hardware.

The host error interrupt is enabled by setting the HOSTMASK bit in the MAC interrupt mask set register (MACINTMASKSET) to 1. The host error interrupt is disabled by clearing the appropriate bit by writing a 1 in the MAC interrupt mask clear register (MACINTMASKCLEAR). The raw and masked host error interrupt status may be read by reading the MAC interrupt status (unmasked) register (MACINTSTATRAW) and the MAC interrupt status (masked) register (MACINTSTATMASKED), respectively.

The transmit host error conditions are:

- SOP error
- Ownership bit not set in SOP buffer
- Zero next buffer descriptor pointer with EOP
- Zero buffer pointer
- Zero buffer length
- Packet length error

The receive host error conditions are:

- Ownership bit not set in input buffer
- Zero buffer pointer

The application software must acknowledge the EMAC control module after receiving host error interrupts by writing the appropriate COMISC key to the EMAC End-Of-Interrupt Vector (MACEOIVECTOR). See [Section 29.5.12](#) for the acknowledge key values.

#### 29.2.17.1.5 Receive Threshold Interrupts

Each of the eight receive channels have a corresponding receive threshold interrupt ( $RXnTHRESHPEND$ ). The receive threshold interrupts are level interrupts that remain asserted until the triggering condition is cleared by the host. Each of the eight threshold interrupts may be individually enabled by setting to 1 the appropriate bit in the RXINTMASKSET register. Each of the eight channel interrupts may be individually disabled by clearing to zero the appropriate bit by writing a 1 in the receive interrupt mask clear register (RXINTMASKCLEAR). The raw and masked interrupt receive interrupt status may be read by reading the receive interrupt status (unmasked) register (RXINTSTATRAW) and the receive interrupt status (masked) register (RXINTSTATMASKED), respectively.

An  $RXnTHRESHPEND$  interrupt bit is asserted when enabled and when the channel's associated free buffer count ( $RXnFREEBUFFER$ ) is less than or equal to the channel's associated flow control threshold register ( $RXnFLOWTHRESH$ ). The receive threshold interrupts use the same free buffer count and threshold logic as does flow control, but the interrupts are independently enabled from flow control. The threshold interrupts are intended to give the host an indication that resources are running low for a particular channel(s).

The applications software must acknowledge the EMAC control module after receiving threshold interrupts by writing the appropriate CORXTHRESH key to the EMAC End-Of-Interrupt Vector (MACEOIVECTOR). See [Section 29.5.12](#) for the acknowledge key values.

#### 29.2.17.2 MDIO Module Interrupt Events and Requests

The MDIO module generates two interrupt events:

- LINKINT0: Serial interface link change interrupt. Indicates a change in the state of the PHY link selected by the USERPHYSEL0 register
- USERINT0: Serial interface user command event complete interrupt selected by the USERACCESS0 register

##### 29.2.17.2.1 Link Change Interrupt

The MDIO module asserts a link change interrupt (LINKINT0) if there is a change in the link state of the PHY corresponding to the address in the PHYADRMON bit in the MDIO register USERPHYSEL0, and if the LINKINTENB bit is also set in USERPHYSEL0. This interrupt event is also captured in the LINKINTRAW bit in the MDIO link status change interrupt register (LINKINTRAW). LINKINTRAW bits 0 and 1 correspond to USERPHYSEL0 and USERPHYSEL1, respectively.

When the interrupt is enabled and generated, the corresponding LINKINTMASKED bit is also set in the MDIO link status change interrupt register (LINKINTMASKED). The interrupt is cleared by writing back the same bit to LINKINTMASKED (write to clear).

The application software must acknowledge the EMAC control module after receiving MDIO interrupts by writing the appropriate COMISC key to the EMAC End-Of-Interrupt Vector (MACEOIVECTOR). See [Section 29.5.12](#) for the acknowledge key values.

### 29.2.17.2.2 User Access Completion Interrupt

When the GO bit in one of the MDIO register USERACCESS0 transitions from 1 to 0 (indicating completion of a user access) and the corresponding USERINTMASKSET bit in the MDIO user command complete interrupt mask set register (USERINTMASKSET) corresponding to USERACCESS0 is set, a user access completion interrupt (USERINT) is asserted. This interrupt event is also captured in the USERINTRAW bit in the MDIO user command complete interrupt register (USERINTRAW). USERINTRAW bits 0 and bit 1 correspond to USERACCESS0 and USERACCESS1, respectively.

When the interrupt is enabled and generated, the corresponding USERINTMASKED bit is also set in the MDIO user command complete interrupt register (USERINTMASKED). The interrupt is cleared by writing back the same bit to USERINTMASKED (write to clear).

The application software must acknowledge the EMAC control module after receiving MDIO interrupts by writing the appropriate COMISC key to the EMAC End-Of-Interrupt Vector (MACEOIVECTOR). See [Section 29.5.12](#) for the acknowledge key values.

### 29.2.17.3 Proper Interrupt Processing

All the interrupts signaled from the EMAC and MDIO modules are level driven, so if they remain active, their level remains constant; the CPU core may require edge- or pulse-triggered interrupts. In order to properly convert the level-driven interrupt signal to an edge- or pulse-triggered signal, the application software must make use of the interrupt control logic contained in the EMAC control module.

[Section 29.2.7.3](#) discusses the interrupt control contained in the EMAC control module. For safe interrupt processing, upon entry to the ISR, the software application should disable interrupts using the EMAC control module registers C0RXTHRESHEN, C0RXEN, C0TXEN, COMISCEN, and then reenable them upon leaving the ISR. If any interrupt signals are active at that time, this creates another rising edge on the interrupt signal going to the CPU interrupt controller, thus triggering another interrupt. The EMAC control module also uses the EMAC control module registers INTCONTROL, C0TXIMAX, and C0RXIMAX to implement interrupt pacing. The application software must acknowledge the EMAC control module by writing the appropriate key to the EMAC End-Of-Interrupt Vector (MACEOIVECTOR). See [Section 29.5.12](#) for the acknowledge key values.

### 29.2.17.4 Interrupt Multiplexing

The EMAC control module combines different interrupt signals from both the EMAC and MDIO modules into four interrupt signals (C0RXTHRESHPULSE, C0RXPULSE, C0TXPULSE, COMISCPULSE) that are routed to the Vectored Interrupt Manager (VIM). The VIM is capable of relaying all four interrupt signals to the CPU.

When an interrupt is generated, the reason for the interrupt can be read from the MAC input vector register (MACINVECTOR) located in the EMAC memory map. MACINVECTOR combines the status of the following 28 interrupt signals: TXPEND $n$ , RXPEND $n$ , RXTHRESHPEND $n$ , STATPEND, HOSTPEND, LINKINT0, and USERINT0.

For more details on the interrupt mapping, see your device-specific datasheet and VIM chapter of the Technical Reference Manual.

### 29.2.18 Power Management

Each of the three main components of the EMAC peripheral can be placed in a reduced-power mode to conserve power during periods of low activity. The peripheral clock to the EMAC peripheral is controlled by the processor Global Clock Module (GCM). The GCM allows the application to enable or disable the peripheral clock to the EMAC peripheral.

The power conservation modes available for each of the three components of the EMAC/MDIO peripheral are:

- *Idle/Disabled state.* This mode stops the clocks going to the peripheral, and prevents all the register accesses. After reenabling the peripheral from this idle state, all the registers values prior to setting into the disabled state are restored, and data transmission can proceed. No reinitialization is required.
- *System reset.* The EMAC peripheral is reset by the system reset signal output from the System module. Refer to the "Architecture" chapter of the Technical Reference Manual to identify the causes of a system reset. Upon a system reset, the registers are reset to their default value. When powering-up after a system reset, all the EMAC submodules need to be reinitialized before any data transmission can happen.

For more information on the use of the GCM, see your device-specific Technical Reference Manual.

### 29.2.19 Emulation Considerations

EMAC emulation control is implemented for compatibility with other peripherals. The SOFT and FREE bits in the emulation control register (EMCONTROL) allow EMAC operation to be suspended.

When the emulation suspend state is entered, the EMAC stops processing receive and transmit frames at the next frame boundary. Any frame currently in reception or transmission is completed normally without suspension. For transmission, any complete or partial frame in the transmit cell FIFO is transmitted. For receive, frames that are detected by the EMAC after the suspend state is entered are ignored. No statistics are kept for ignored frames.

[Table 29-9](#) shows how the SOFT and FREE bits affect the operation of the emulation suspend.

---

**NOTE:** Emulation suspend has not been tested.

---

**Table 29-9. Emulation Control**

SOFT	FREE	Description
0	0	Normal operation
1	0	Emulation suspend
X	1	Normal operation

## 29.3 EMAC Control Module Registers

[Table 29-10](#) lists the memory-mapped registers for the EMAC control module. The base address for these registers is 0xFCF78800.

**Table 29-10. EMAC Control Module Registers**

Offset	Acronym	Register Description	Section
0h	REVID	EMAC Control Module Revision ID Register	<a href="#">Section 29.3.1</a>
4h	SOFTRESET	EMAC Control Module Software Reset Register	<a href="#">Section 29.3.2</a>
Ch	INTCONTROL	EMAC Control Module Interrupt Control Register	<a href="#">Section 29.3.3</a>
10h	C0RXTHRESHEN	EMAC Control Module Receive Threshold Interrupt Enable Register	<a href="#">Section 29.3.4</a>
14h	C0RXEN	EMAC Control Module Receive Interrupt Enable Register	<a href="#">Section 29.3.5</a>
18h	C0TXEN	EMAC Control Module Transmit Interrupt Enable Register	<a href="#">Section 29.3.6</a>
1Ch	C0MISCEN	EMAC Control Module Miscellaneous Interrupt Enable Register	<a href="#">Section 29.3.7</a>
20h - 3Ch	Reserved	Reserved	
40h	C0RXTHRESHSTAT	EMAC Control Module Receive Threshold Interrupt Status Register	<a href="#">Section 29.3.8</a>
44h	C0RXSTAT	EMAC Control Module Receive Interrupt Status Register	<a href="#">Section 29.3.9</a>
48h	C0TXSTAT	EMAC Control Module Transmit Interrupt Status Register	<a href="#">Section 29.3.10</a>
4Ch	C0MISCSTAT	EMAC Control Module Miscellaneous Interrupt Status Register	<a href="#">Section 29.3.11</a>
50h - 6Ch	Reserved	Reserved	
70h	C0RXIMAX	EMAC Control Module Receive Interrupts Per Millisecond Register	<a href="#">Section 29.3.12</a>
74h	C0TXIMAX	EMAC Control Module Transmit Interrupts Per Millisecond Register	<a href="#">Section 29.3.13</a>
78h - 84h	Reserved	Reserved	

### **29.3.1 EMAC Control Module Revision ID Register (REVID)**

The EMAC control module revision ID register (REVID) is shown in [Figure 29-12](#) and described in [Table 29-11](#).

**Figure 29-12. EMAC Control Module Revision ID Register (REVID)**

31 REV  
R-4EC8 0100h 0

LEGEND: R = Read only; -n = value after reset

**Table 29-11. EMAC Control Module Revision ID Register (REVID) Field Descriptions**

Bit	Field	Value	Description
31-0	REV	4EC8 0100h	<p>Identifies the EMAC Control Module revision.</p> <p>Current revision of the EMAC Control Module.</p>

### **29.3.2 EMAC Control Module Software Reset Register (SOFTRESET)**

The EMAC Control Module Software Reset Register (SOFTRESET) is shown in [Figure 29-13](#) and described in [Table 29-12](#).

**Figure 29-13. EMAC Control Module Software Reset Register (SOFTRESET)**

31				16
	Reserved			
15		R-0		1      0
	Reserved		RESET	

LEGEND: R/W – Read/Write; R – Read only; -n – value after reset


**Table 29-12** EMAC Control Module Software Reset Register (SOFTRESET)

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	RESET	0	Software reset bit for the EMAC Control Module. Clears the interrupt status, control registers, and CPPI Ram on the clock cycle following a write of 1.
		0	No software reset.
		1	Perform a software reset.

### 29.3.3 EMAC Control Module Interrupt Control Register (INTCONTROL)

The EMAC control module interrupt control register (INTCONTROL) is shown in [Figure 29-14](#) and described in [Table 29-13](#). The settings in the INTCONTROL register are used in conjunction with the CnRXIMAX and CnTXIMAX registers.

**Figure 29-14. EMAC Control Module Interrupt Control Register (INTCONTROL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-13. EMAC Control Module Interrupt Control Register (INTCONTROL)**

Bit	Field	Value	Description
31-18	Reserved	0	Reserved
17	C0TXPACEEN	0 1	Enable pacing for TX interrupt pulse generation Pacing for TX interrupts disabled. Pacing for TX interrupts enabled.
16	C0RXPACEEN	0 1	Enable pacing for RX interrupt pulse generation Pacing for RX interrupts disabled. Pacing for RX interrupts enabled.
15-12	Reserved	0	Reserved
11-0	INTPSCALE	0-7FFh	Number of internal EMAC module reference clock periods within a 4 $\mu$ s time window (see your device-specific data manual for information).

### 29.3.4 EMAC Control Module Receive Threshold Interrupt Enable Registers (C0RXTHRESHEN)

The EMAC control module receive threshold interrupt enable register (C0RXTHRESHEN) is shown in Figure 29-15 and described in Table 29-14.

**Figure 29-15. EMAC Control Module Receive Threshold Interrupt Enable Register (C0RXTHRESHEN)**

31									16
	Reserved								R-0
15									8
	Reserved								R-0
7	6	5	4	3	2	1	0		
RXCH7 THRESHEN	RXCH6 THRESHEN	RXCH5 THRESHEN	RXCH4 THRESHEN	RXCH3 THRESHEN	RXCH2 THRESHEN	RXCH1 THRESHEN	RXCH0 THRESHEN		
R/W-0									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-14. EMAC Control Module Receive Threshold Interrupt Enable Register (C0RXTHRESHEN)**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	RXCH7THRESHEN	0	Enable C0RXTHRESHPULSE interrupt generation for RX Channel 7
		1	C0RXTHRESHPULSE generation is disabled for RX Channel 7.
		1	C0RXTHRESHPULSE generation is enabled for RX Channel 7.
6	RXCH6THRESHEN	0	Enable C0RXTHRESHPULSE interrupt generation for RX Channel 6
		1	C0RXTHRESHPULSE generation is disabled for RX Channel 6.
		1	C0RXTHRESHPULSE generation is enabled for RX Channel 6.
5	RXCH5THRESHEN	0	Enable C0RXTHRESHPULSE interrupt generation for RX Channel 5
		1	C0RXTHRESHPULSE generation is disabled for RX Channel 5.
		1	C0RXTHRESHPULSE generation is enabled for RX Channel 5.
4	RXCH4THRESHEN	0	Enable C0RXTHRESHPULSE interrupt generation for RX Channel 4
		1	C0RXTHRESHPULSE generation is disabled for RX Channel 4.
		1	C0RXTHRESHPULSE generation is enabled for RX Channel 4.
3	RXCH3THRESHEN	0	Enable C0RXTHRESHPULSE interrupt generation for RX Channel 3
		1	C0RXTHRESHPULSE generation is disabled for RX Channel 3.
		1	C0RXTHRESHPULSE generation is enabled for RX Channel 3.
2	RXCH2THRESHEN	0	Enable C0RXTHRESHPULSE interrupt generation for RX Channel 2
		1	C0RXTHRESHPULSE generation is disabled for RX Channel 2.
		1	C0RXTHRESHPULSE generation is enabled for RX Channel 2.
1	RXCH1THRESHEN	0	Enable C0RXTHRESHPULSE interrupt generation for RX Channel 1
		1	C0RXTHRESHPULSE generation is disabled for RX Channel 1.
		1	C0RXTHRESHPULSE generation is enabled for RX Channel 1.
0	RXCH0THRESHEN	0	Enable C0RXTHRESHPULSE interrupt generation for RX Channel 0
		1	C0RXTHRESHPULSE generation is disabled for RX Channel 0.
		1	C0RXTHRESHPULSE generation is enabled for RX Channel 0.

### 29.3.5 EMAC Control Module Receive Interrupt Enable Registers (C0RXEN)

The EMAC control module receive interrupt enable register (C0RXEN) is shown in [Figure 29-16](#) and described in [Table 29-15](#)

**Figure 29-16. EMAC Control Module Receive Interrupt Enable Register (C0RXEN)**

31									16
	Reserved								
	R-0								
15		8							
	Reserved								
	R-0								
7	6	5	4	3	2	1	0		
RXCH7EN	RXCH6EN	RXCH5EN	RXCH4EN	RXCH3EN	RXCH2EN	RXCH1EN	RXCH0EN		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-15. EMAC Control Module Receive Interrupt Enable Register (C0RXEN)**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	RXCH7EN	0	Enable C0RXPULSE interrupt generation for RX Channel 7
		1	C0RXPULSE generation is disabled for RX Channel 7.
		1	C0RXPULSE generation is enabled for RX Channel 7.
6	RXCH6EN	0	Enable C0RXPULSE interrupt generation for RX Channel 6
		1	C0RXPULSE generation is disabled for RX Channel 6.
		1	C0RXPULSE generation is enabled for RX Channel 6.
5	RXCH5EN	0	Enable C0RXPULSE interrupt generation for RX Channel 5
		1	C0RXPULSE generation is disabled for RX Channel 5.
		1	C0RXPULSE generation is enabled for RX Channel 5.
4	RXCH4EN	0	Enable C0RXPULSE interrupt generation for RX Channel 4
		1	C0RXPULSE generation is disabled for RX Channel 4.
		1	C0RXPULSE generation is enabled for RX Channel 4.
3	RXCH3EN	0	Enable C0RXPULSE interrupt generation for RX Channel 3
		1	C0RXPULSE generation is disabled for RX Channel 3.
		1	C0RXPULSE generation is enabled for RX Channel 3.
2	RXCH2EN	0	Enable C0RXPULSE interrupt generation for RX Channel 2
		1	C0RXPULSE generation is disabled for RX Channel 2.
		1	C0RXPULSE generation is enabled for RX Channel 2.
1	RXCH1EN	0	Enable C0RXPULSE interrupt generation for RX Channel 1
		1	C0RXPULSE generation is disabled for RX Channel 1.
		1	C0RXPULSE generation is enabled for RX Channel 1.
0	RXCH0EN	0	Enable C0RXPULSE interrupt generation for RX Channel 0
		1	C0RXPULSE generation is disabled for RX Channel 0.
		1	C0RXPULSE generation is enabled for RX Channel 0.

### 29.3.6 EMAC Control Module Transmit Interrupt Enable Registers (C0TXEN)

The EMAC control module transmit interrupt enable register (C0TXEN) is shown in [Figure 29-17](#) and described in [Table 29-16](#)

**Figure 29-17. EMAC Control Module Transmit Interrupt Enable Register (C0TXEN)**

31									16
	Reserved								
	R-0								
15									8
	Reserved								
	R-0								
7	6	5	4	3	2	1	0		
TXCH7EN	TXCH6EN	TXCH5EN	TXCH4EN	TXCH3EN	TXCH2EN	TXCH1EN	TXCH0EN		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-16. EMAC Control Module Transmit Interrupt Enable Register (C0TXEN)**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	TXCH7EN	0	Enable C0TXPULSE interrupt generation for TX Channel 7
		1	C0TXPULSE generation is disabled for TX Channel 7.
		1	C0TXPULSE generation is enabled for TX Channel 7.
6	TXCH6EN	0	Enable C0TXPULSE interrupt generation for TX Channel 6
		1	C0TXPULSE generation is disabled for TX Channel 6.
		1	C0TXPULSE generation is enabled for TX Channel 6.
5	TXCH5EN	0	Enable C0TXPULSE interrupt generation for TX Channel 5
		1	C0TXPULSE generation is disabled for TX Channel 5.
		1	C0TXPULSE generation is enabled for TX Channel 5.
4	TXCH4EN	0	Enable C0TXPULSE interrupt generation for TX Channel 4
		1	C0TXPULSE generation is disabled for TX Channel 4.
		1	C0TXPULSE generation is enabled for TX Channel 4.
3	TXCH3EN	0	Enable C0TXPULSE interrupt generation for TX Channel 3
		1	C0TXPULSE generation is disabled for TX Channel 3.
		1	C0TXPULSE generation is enabled for TX Channel 3.
2	TXCH2EN	0	Enable C0TXPULSE interrupt generation for TX Channel 2
		1	C0TXPULSE generation is disabled for TX Channel 2.
		1	C0TXPULSE generation is enabled for TX Channel 2.
1	TXCH1EN	0	Enable C0TXPULSE interrupt generation for TX Channel 1
		1	C0TXPULSE generation is disabled for TX Channel 1.
		1	C0TXPULSE generation is enabled for TX Channel 1.
0	TXCH0EN	0	Enable C0TXPULSE interrupt generation for TX Channel 0
		1	C0TXPULSE generation is disabled for TX Channel 0.
		1	C0TXPULSE generation is enabled for TX Channel 0.

### 29.3.7 EMAC Control Module Miscellaneous Interrupt Enable Registers (C0MISCEN)

The EMAC control module miscellaneous interrupt enable register (C0MISCEN) is shown in Figure 29-18 and described in Table 29-17

**Figure 29-18. EMAC Control Module Miscellaneous Interrupt Enable Register (C0MISCEN)**

31						16
	Reserved					
		R-0				
15	4	3	2	1	0	
	Reserved	STATPENDEN	HOSTPENDEN	LINKINT0EN	USERINT0EN	
	R-0	R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 29-17. EMAC Control Module Miscellaneous Interrupt Enable Register (C0MISCEN)**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	STATPENDEN	0 1	Enable C0MISCPULSE interrupt generation when EMAC statistics interrupts are generated C0MISCPULSE generation is disabled for EMAC STATPEND interrupts. C0MISCPULSE generation is enabled for EMAC STATPEND interrupts.
2	HOSTPENDEN	0 1	Enable C0MISCPULSE interrupt generation when EMAC host interrupts are generated C0MISCPULSE generation is disabled for EMAC HOSTPEND interrupts. C0MISCPULSE generation is enabled for EMAC HOSTPEND interrupts.
1	LINKINT0EN	0 1	Enable C0MISCPULSE interrupt generation when MDIO LINKINT0 interrupts (corresponding to USERPHYSSEL0) are generated C0MISCPULSE generation is disabled for MDIO LINKINT0 interrupts. C0MISCPULSE generation is enabled for MDIO LINKINT0 interrupts.
0	USERINT0EN	0 1	Enable C0MISCPULSE interrupt generation when MDIO USERINT0 interrupts (corresponding to USERACCESS0) are generated C0MISCPULSE generation is disabled for MDIO USERINT0. C0MISCPULSE generation is enabled for MDIO USERINT0.

### 29.3.8 EMAC Control Module Receive Threshold Interrupt Status Registers (C0RXTHRESHSTAT)

The EMAC control module receive threshold interrupt status register (C0RXTHRESHSTAT) is shown in Figure 29-19 and described in Table 29-18

**Figure 29-19. EMAC Control Module Receive Threshold Interrupt Status Register (C0RXTHRESHSTAT)**



LEGEND: R = Read only; -n = value after reset

**Table 29-18. EMAC Control Module Receive Threshold Interrupt Status Register (C0RXTHRESHSTAT)**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	RXCH7THRESHSTAT	0 1	Interrupt status for RX Channel 7 masked by the C0RXTHRESHEN register RX Channel 7 does not satisfy conditions to generate a C0RXTHRESHPULSE interrupt. RX Channel 7 satisfies conditions to generate a C0RXTHRESHPULSE interrupt.
6	RXCH6THRESHSTAT	0 1	Interrupt status for RX Channel 6 masked by the C0RXTHRESHEN register RX Channel 6 does not satisfy conditions to generate a C0RXTHRESHPULSE interrupt. RX Channel 6 satisfies conditions to generate a C0RXTHRESHPULSE interrupt.
5	RXCH5THRESHSTAT	0 1	Interrupt status for RX Channel 5 masked by the C0RXTHRESHEN register RX Channel 5 does not satisfy conditions to generate a C0RXTHRESHPULSE interrupt. RX Channel 5 satisfies conditions to generate a C0RXTHRESHPULSE interrupt.
4	RXCH4THRESHSTAT	0 1	Interrupt status for RX Channel 4 masked by the C0RXTHRESHEN register RX Channel 4 does not satisfy conditions to generate a C0RXTHRESHPULSE interrupt. RX Channel 4 satisfies conditions to generate a C0RXTHRESHPULSE interrupt.
3	RXCH3THRESHSTAT	0 1	Interrupt status for RX Channel 3 masked by the C0RXTHRESHEN register RX Channel 3 does not satisfy conditions to generate a C0RXTHRESHPULSE interrupt. RX Channel 3 satisfies conditions to generate a C0RXTHRESHPULSE interrupt.
2	RXCH2THRESHSTAT	0 1	Interrupt status for RX Channel 2 masked by the C0RXTHRESHEN register RX Channel 2 does not satisfy conditions to generate a C0RXTHRESHPULSE interrupt. RX Channel 2 satisfies conditions to generate a C0RXTHRESHPULSE interrupt.
1	RXCH1THRESHSTAT	0 1	Interrupt status for RX Channel 1 masked by the C0RXTHRESHEN register RX Channel 1 does not satisfy conditions to generate a C0RXTHRESHPULSE interrupt. RX Channel 1 satisfies conditions to generate a C0RXTHRESHPULSE interrupt.
0	RXCH0THRESHSTAT	0 1	Interrupt status for RX Channel 0 masked by the C0RXTHRESHEN register RX Channel 0 does not satisfy conditions to generate a C0RXTHRESHPULSE interrupt. RX Channel 0 satisfies conditions to generate a C0RXTHRESHPULSE interrupt.

### 29.3.9 EMAC Control Module Receive Interrupt Status Registers (C0RXSTAT)

The EMAC control module receive interrupt status register (C0RXSTAT) is shown in Figure 29-20 and described in Table 29-19

**Figure 29-20. EMAC Control Module Receive Interrupt Status Register (C0RXSTAT)**

31									16
	Reserved								
	R-0								
15									8
	Reserved								
	R-0								
7	6	5	4	3	2	1	0		
RXCH7STAT	RXCH6STAT	RXCH5STAT	RXCH4STAT	RXCH3STAT	RXCH2STAT	RXCH1STAT	RXCH0STAT		
R-0									

LEGEND: R = Read only; -n = value after reset


**Table 29-19. EMAC Control Module Receive Interrupt Status Register (C0RXSTAT)**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	RXCH7STAT	0	Interrupt status for RX Channel 7 masked by the C0RXEN register
		1	RX Channel 7 does not satisfy conditions to generate a C0RXPULSE interrupt.
		1	RX Channel 7 satisfies conditions to generate a C0RXPULSE interrupt.
6	RXCH6STAT	0	Interrupt status for RX Channel 6 masked by the C0RXEN register
		1	RX Channel 6 does not satisfy conditions to generate a C0RXPULSE interrupt.
		1	RX Channel 6 satisfies conditions to generate a C0RXPULSE interrupt.
5	RXCH5STAT	0	Interrupt status for RX Channel 5 masked by the C0RXEN register
		1	RX Channel 5 does not satisfy conditions to generate a C0RXPULSE interrupt.
		1	RX Channel 5 satisfies conditions to generate a C0RXPULSE interrupt.
4	RXCH4STAT	0	Interrupt status for RX Channel 4 masked by the C0RXEN register
		1	RX Channel 4 does not satisfy conditions to generate a C0RXPULSE interrupt.
		1	RX Channel 4 satisfies conditions to generate a C0RXPULSE interrupt.
3	RXCH3STAT	0	Interrupt status for RX Channel 3 masked by the C0RXEN register
		1	RX Channel 3 does not satisfy conditions to generate a C0RXPULSE interrupt.
		1	RX Channel 3 satisfies conditions to generate a C0RXPULSE interrupt.
2	RXCH2STAT	0	Interrupt status for RX Channel 2 masked by the C0RXEN register
		1	RX Channel 2 does not satisfy conditions to generate a C0RXPULSE interrupt.
		1	RX Channel 2 satisfies conditions to generate a C0RXPULSE interrupt.
1	RXCH1STAT	0	Interrupt status for RX Channel 1 masked by the C0RXEN register
		1	RX Channel 1 does not satisfy conditions to generate a C0RXPULSE interrupt.
		1	RX Channel 1 satisfies conditions to generate a C0RXPULSE interrupt.
0	RXCH0STAT	0	Interrupt status for RX Channel 0 masked by the C0RXEN register
		1	RX Channel 0 does not satisfy conditions to generate a C0RXPULSE interrupt.
		1	RX Channel 0 satisfies conditions to generate a C0RXPULSE interrupt.

### 29.3.10 EMAC Control Module Transmit Interrupt Status Registers (C0TXSTAT)

The EMAC control module transmit interrupt status register (C0TXSTAT) is shown in [Figure 29-21](#) and described in [Table 29-20](#)

**Figure 29-21. EMAC Control Module Transmit Interrupt Status Register (C0TXSTAT)**



LEGEND: R = Read only; -n = value after reset


**Table 29-20. EMAC Control Module Transmit Interrupt Status Register (C0TXSTAT)**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	TXCH7STAT	0	Interrupt status for TX Channel 7 masked by the C0TXEN register
		1	TX Channel 7 does not satisfy conditions to generate a C0TXPULSE interrupt.
		1	TX Channel 7 satisfies conditions to generate a C0TXPULSE interrupt.
6	TXCH6STAT	0	Interrupt status for TX Channel 6 masked by the C0TXEN register
		1	TX Channel 6 does not satisfy conditions to generate a C0TXPULSE interrupt.
		1	TX Channel 6 satisfies conditions to generate a C0TXPULSE interrupt.
5	TXCH5STAT	0	Interrupt status for TX Channel 5 masked by the C0TXEN register
		1	TX Channel 5 does not satisfy conditions to generate a C0TXPULSE interrupt.
		1	TX Channel 5 satisfies conditions to generate a C0TXPULSE interrupt.
4	TXCH4STAT	0	Interrupt status for TX Channel 4 masked by the C0TXEN register
		1	TX Channel 4 does not satisfy conditions to generate a C0TXPULSE interrupt.
		1	TX Channel 4 satisfies conditions to generate a C0TXPULSE interrupt.
3	TXCH3STAT	0	Interrupt status for TX Channel 3 masked by the C0TXEN register
		1	TX Channel 3 does not satisfy conditions to generate a C0TXPULSE interrupt.
		1	TX Channel 3 satisfies conditions to generate a C0TXPULSE interrupt.
2	TXCH2STAT	0	Interrupt status for TX Channel 2 masked by the C0TXEN register
		1	TX Channel 2 does not satisfy conditions to generate a C0TXPULSE interrupt.
		1	TX Channel 2 satisfies conditions to generate a C0TXPULSE interrupt.
1	TXCH1STAT	0	Interrupt status for TX Channel 1 masked by the C0TXEN register
		1	TX Channel 1 does not satisfy conditions to generate a C0TXPULSE interrupt.
		1	TX Channel 1 satisfies conditions to generate a C0TXPULSE interrupt.
0	TXCH0STAT	0	Interrupt status for TX Channel 0 masked by the C0TXEN register
		1	TX Channel 0 does not satisfy conditions to generate a C0TXPULSE interrupt.
		1	TX Channel 0 satisfies conditions to generate a C0TXPULSE interrupt.

### 29.3.11 EMAC Control Module Miscellaneous Interrupt Status Registers (C0MISCSTAT)

The EMAC control module miscellaneous interrupt status register (C0MISCSTAT) is shown in [Figure 29-22](#) and described in [Table 29-21](#)

**Figure 29-22. EMAC Control Module Miscellaneous Interrupt Status Register (C0MISCSTAT)**



LEGEND: R = Read only; -n = value after reset


**Table 29-21. EMAC Control Module Miscellaneous Interrupt Status Register (C0MISCSTAT)**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	STATPENDSTAT	0 1	Interrupt status for EMAC STATPEND masked by the C0MISCEN register EMAC STATPEND does not satisfy conditions to generate a C0MISCPULSE interrupt. EMAC STATPEND satisfies conditions to generate a C0MISCPULSE interrupt.
2	HOSTPENDSTAT	0 1	Interrupt status for EMAC HOSTPEND masked by the C0MISCEN register EMAC HOSTPEND does not satisfy conditions to generate a C0MISCPULSE interrupt. EMAC HOSTPEND satisfies conditions to generate a C0MISCPULSE interrupt.
1	LINKINT0STAT	0 1	Interrupt status for MDIO LINKINT0 masked by the C0MISCEN register MDIO LINKINT0 does not satisfy conditions to generate a C0MISCPULSE interrupt. MDIO LINKINT0 satisfies conditions to generate a C0MISCPULSE interrupt.
0	USERINT0STAT	0 1	Interrupt status for MDIO USERINT0 masked by the C0MISCEN register MDIO USERINT0 does not satisfy conditions to generate a C0MISCPULSE interrupt. MDIO USERINT0 satisfies conditions to generate a C0MISCPULSE interrupt.

### 29.3.12 EMAC Control Module Receive Interrupts Per Millisecond Registers (C0RXIMAX)

The EMAC control module receive interrupts per millisecond register (C0RXIMAX) is shown in [Figure 29-23](#) and described in [Table 29-22](#)

**Figure 29-23. EMAC Control Module Receive Interrupts Per Millisecond Register (C0RXIMAX)**



LEGEND: R = Read only; R/W = Read/Write; -n = value after reset

**Table 29-22. EMAC Control Module Receive Interrupts Per Millisecond Register (C0RXIMAX)**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5-0	RXIMAX	2-3Fh	RXIMAX is the desired number of C0RXPULSE interrupts generated per millisecond when C0RXPACEEN is enabled in INTCONTROL.

The pacing mechanism can be described by the following pseudo-code:

```

while(1) {
    interrupt_count = 0;

    /* Count interrupts over a 1ms window */
    for(i = 0; i < INTCONTROL[INTPSCALE]*250; i++) {
        interrupt_count += NEW_INTERRUPT_EVENTS();

        if(i < INTCONTROL[INTPSCALE]*pace_counter)
            BLOCK_EMAC_INTERRUPTS();
        else
            ALLOW_EMAC_INTERRUPTS();
    }

    ALLOW_EMAC_INTERRUPTS();

    if(interrupt_count > 2*RXIMAX)
        pace_counter = 255;
    else if(interrupt_count > 1.5*RXIMAX)
        pace_counter = previous_pace_counter*2 + 1;
    else if(interrupt_count > 1.0*RXIMAX)
        pace_counter = previous_pace_counter + 1;
    else if(interrupt_count > 0.5*RXIMAX)
        pace_counter = previous_pace_counter - 1;
    else if(interrupt_count != 0)
        pace_counter = previous_pace_counter/2;
    else
        pace_counter = 0;


    previous_pace_counter = pace_counter;
}

```

### 29.3.13 EMAC Control Module Transmit Interrupts Per Millisecond Registers (C0TXIMAX)

The EMAC control module transmit interrupts per millisecond register (C0TXIMAX) is shown in [Figure 29-24](#) and described in [Table 29-23](#)

**Figure 29-24. EMAC Control Module Transmit Interrupts Per Millisecond Register (C0TXIMAX)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-23. EMAC Control Module Transmit Interrupts Per Millisecond Register (C0TXIMAX)**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5-0	TXIMAX	2-3Fh	TXIMAX is the desired number of C0TXPULSE interrupts generated per millisecond when C0TXPACEEN is enabled in INTCONTROL.

The pacing mechanism can be described by the following pseudo-code:

```

while(1) {
    interrupt_count = 0;

    /* Count interrupts over a 1ms window */
    for(i = 0; i < INTCONTROL[INTPSCALE]*250; i++) {
        interrupt_count += NEW_INTERRUPT_EVENTS();

        if(i < INTCONTROL[INTPSCALE]*pace_counter)
            BLOCK_EMAC_INTERRUPTS();
        else
            ALLOW_EMAC_INTERRUPTS();
    }

    ALLOW_EMAC_INTERRUPTS();

    if(interrupt_count > 2*TXIMAX)
        pace_counter = 255;
    else if(interrupt_count > 1.5*TXIMAX)
        pace_counter = previous_pace_counter*2 + 1;
    else if(interrupt_count > 1.0*TXIMAX)
        pace_counter = previous_pace_counter + 1;
    else if(interrupt_count > 0.5*TXIMAX)
        pace_counter = previous_pace_counter - 1;
    else if(interrupt_count != 0)
        pace_counter = previous_pace_counter/2;
    else
        pace_counter = 0;

    previous_pace_counter = pace_counter;
}

```

## 29.4 MDIO Registers

**Table 29-24** lists the memory-mapped registers for the MDIO module. The base address for these registers is FCF7 8900h.

**Table 29-24. Management Data Input/Output (MDIO) Registers**

Offset	Acronym	Register Description	Section
0h	REVID	MDIO Revision ID Register	<a href="#">Section 29.4.1</a>
4h	CONTROL	MDIO Control Register	<a href="#">Section 29.4.2</a>
8h	ALIVE	PHY Alive Status register	<a href="#">Section 29.4.3</a>
Ch	LINK	PHY Link Status Register	<a href="#">Section 29.4.4</a>
10h	LINKINTRAW	MDIO Link Status Change Interrupt (Unmasked) Register	<a href="#">Section 29.4.5</a>
14h	LINKINTMASKED	MDIO Link Status Change Interrupt (Masked) Register	<a href="#">Section 29.4.6</a>
20h	USERINTRAW	MDIO User Command Complete Interrupt (Unmasked) Register	<a href="#">Section 29.4.7</a>
24h	USERINTMASKED	MDIO User Command Complete Interrupt (Masked) Register	<a href="#">Section 29.4.8</a>
28h	USERINTMASKSET	MDIO User Command Complete Interrupt Mask Set Register	<a href="#">Section 29.4.9</a>
2Ch	USERINTMASKCLEAR	MDIO User Command Complete Interrupt Mask Clear Register	<a href="#">Section 29.4.10</a>
80h	USERACCESS0	MDIO User Access Register 0	<a href="#">Section 29.4.11</a>
84h	USERPHYSEL0	MDIO User PHY Select Register 0	<a href="#">Section 29.4.12</a>
88h	USERACCESS1	MDIO User Access Register 1	<a href="#">Section 29.4.13</a>
8Ch	USERPHYSEL1	MDIO User PHY Select Register 1	<a href="#">Section 29.4.14</a>

### 29.4.1 MDIO Revision ID Register (REVID)

The MDIO revision ID register (REVID) is shown in [Figure 29-25](#) and described in [Table 29-25](#).

**Figure 29-25. MDIO Revision ID Register (REVID)**



LEGEND: R = Read only; -n = value after reset

**Table 29-25. MDIO Revision ID Register (REVID) Field Descriptions**

Bit	Field	Value	Description
31-0	REV	0007 0104h	Identifies the MDIO Module revision. Current revision of the MDIO Module.

### 29.4.2 MDIO Control Register (CONTROL)

The MDIO control register (CONTROL) is shown in [Figure 29-26](#) and described in [Table 29-26](#).

**Figure 29-26. MDIO Control Register (CONTROL)**

31	30	29	28	24	23	21	20	19	18	17	16
IDLE	ENABLE	Rsvd	HIGHEST_USER_CHANNEL	Reserved	PREAMBLE	FAULT	FAULTENB	Reserved			
R-1	R/W-0	R-0	R-1	R-0	R/W-0	R/W1C-0	R/W-0	R-0			
15				CLKDIV					0		
R/W-FFh											

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset

**Table 29-26. MDIO Control Register (CONTROL) Field Descriptions**

Bit	Field	Value	Description
31	IDLE	0	State machine IDLE status bit. State machine is not in idle state.
		1	State machine is in idle state.
30	ENABLE	0	State machine enable control bit. If the MDIO state machine is active at the time it is disabled, it will complete the current operation before halting and setting the idle bit.
		1	Disables the MDIO state machine. Enable the MDIO state machine.
29	Reserved	0	Reserved
28-24	HIGHEST_USER_CHANNEL	0-1Fh	Highest user channel that is available in the module. It is currently set to 1. This implies that MDIOUserAccess1 is the highest available user access channel.
23-21	Reserved	0	Reserved
20	PREAMBLE	0	Preamble disable Standard MDIO preamble is used.
		1	Disables this device from sending MDIO frame pREAMBLES.
19	FAULT	0	Fault indicator. This bit is set to 1 if the MDIO pins fail to read back what the device is driving onto them. This indicates a physical layer fault and the module state machine is reset. Writing a 1 to this bit clears this bit, writing a 0 has no effect.
		1	No failure Physical layer fault; the MDIO state machine is reset.
18	FAULTENB	0	Fault detect enable. This bit has to be set to 1 to enable the physical layer fault detection.
		1	Disables the physical layer fault detection. Enables the physical layer fault detection.
17-16	Reserved	0	Reserved
15-0	CLKDIV	0-FFFFh	Clock Divider bits. This field specifies the division ratio between the peripheral clock and the frequency of MDIO_CLK. MDIO_CLK is disabled when CLKDIV is cleared to 0. MDIO_CLK frequency = peripheral clock frequency/(CLKDIV + 1).

### 29.4.3 PHY Acknowledge Status Register (ALIVE)

The PHY acknowledge status register (ALIVE) is shown in [Figure 29-27](#) and described in [Table 29-27](#).

**Figure 29-27. PHY Acknowledge Status Register (ALIVE)**

31	ALIVE	0
	R/W1C-0	

LEGEND: R/W = Read/Write; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset

**Table 29-27. PHY Acknowledge Status Register (ALIVE) Field Descriptions**

Bit	Field	Value	Description
31-0	ALIVE		MDIO Alive bits. Each of the 32 bits of this register is set if the most recent access to the PHY with address corresponding to the register bit number was acknowledged by the PHY; the bit is reset if the PHY fails to acknowledge the access. Both the user and polling accesses to a PHY will cause the corresponding alive bit to be updated. The alive bits are only meant to be used to give an indication of the presence or not of a PHY with the corresponding address. Writing a 1 to any bit will clear it, writing a 0 has no effect.
		0	The PHY fails to acknowledge the access.
		1	The most recent access to the PHY with an address corresponding to the register bit number was acknowledged by the PHY.

### 29.4.4 PHY Link Status Register (LINK)

The PHY link status register (LINK) is shown in [Figure 29-28](#) and described in [Table 29-28](#).

**Figure 29-28. PHY Link Status Register (LINK)**

31	LINK	0
	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 29-28. PHY Link Status Register (LINK) Field Descriptions**

Bit	Field	Value	Description
31-0	LINK		MDIO Link state bits. This register is updated after a read of the generic status register of a PHY. The bit is set if the PHY with the corresponding address has link and the PHY acknowledges the read transaction. The bit is reset if the PHY indicates it does not have link or fails to acknowledge the read transaction. Writes to the register have no effect.
		0	The PHY indicates it does not have a link or fails to acknowledge the read transaction
		1	The PHY with the corresponding address has a link and the PHY acknowledges the read transaction.

### 29.4.5 MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW)

The MDIO link status change interrupt (unmasked) register (LINKINTRAW) is shown in [Figure 29-29](#) and described in [Table 29-29](#).

**Figure 29-29. MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW)**

31	Reserved			16
R-0				
15	Reserved	2	1	0
	R-0	R/W1C-0	USERPHY1	USERPHY0 R/W1C-0

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset

**Table 29-29. MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW)  
Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	USERPHY1	0	MDIO Link change event, raw value. When asserted, the bit indicates that there was an MDIO link change event (that is, change in the LINK register) corresponding to the PHY address in USERPHYSEL1. Writing a 1 will clear the event, writing a 0 has no effect.
			No MDIO link change event.
		1	An MDIO link change event (change in the LINK register) corresponding to the PHY address in MDIO user PHY select register USERPHYSEL1
0	USERPHY0	0	MDIO Link change event, raw value. When asserted, the bit indicates that there was an MDIO link change event (that is, change in the LINK register) corresponding to the PHY address in USERPHYSEL0. Writing a 1 will clear the event, writing a 0 has no effect.
			No MDIO link change event.
		1	An MDIO link change event (change in the LINK register) corresponding to the PHY address in MDIO user PHY select register USERPHYSEL0

### 29.4.6 MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED)

The MDIO link status change interrupt (masked) register (LINKINTMASKED) is shown in [Figure 29-30](#) and described in [Table 29-30](#).

**Figure 29-30. MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED)**

31	Reserved			16
		R-0		
15	Reserved		2	1
	R-0		R/W1C-0	R/W1C-0

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset

**Table 29-30. MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED)  
Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	USERPHY1	0	MDIO Link change interrupt, masked value. When asserted, the bit indicates that there was an MDIO link change event (that is, change in the LINK register) corresponding to the PHY address in USERPHYSEL1 and the corresponding LINKINTENB bit was set. Writing a 1 will clear the event, writing a 0 has no effect.
		1	No MDIO link change event.
		1	An MDIO link change event (change in the LINK register) corresponding to the PHY address in MDIO user PHY select register USERPHYSEL1 and the LINKINTENB bit in USERPHYSEL1 is set to 1.
0	USERPHY0	0	MDIO Link change interrupt, masked value. When asserted, the bit indicates that there was an MDIO link change event (that is, change in the LINK register) corresponding to the PHY address in USERPHYSEL0 and the corresponding LINKINTENB bit was set. Writing a 1 will clear the event, writing a 0 has no effect.
		0	No MDIO link change event.
		1	An MDIO link change event (change in the LINK register) corresponding to the PHY address in MDIO user PHY select register USERPHYSEL0 and the LINKINTENB bit in USERPHYSEL0 is set to 1.

### 29.4.7 MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)

The MDIO user command complete interrupt (unmasked) register (USERINTRAW) is shown in Figure 29-31 and described in Table 29-31.

**Figure 29-31. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)**

31	Reserved			16
15	Reserved		R-0	2 1 0
				R/W1C-0 R/W1C-0

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset

**Table 29-31. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	USERACCESS1	0	MDIO User command complete event bit. When asserted, the bit indicates that the previously scheduled PHY read or write command using the USERACCESS1 register has completed. Writing a 1 will clear the event, writing a 0 has no effect.
			No MDIO user command complete event.
		1	The previously scheduled PHY read or write command using MDIO user access register USERACCESS1 has completed.
0	USERACCESS0	0	MDIO User command complete event bit. When asserted, the bit indicates that the previously scheduled PHY read or write command using the USERACCESS0 register has completed. Writing a 1 will clear the event, writing a 0 has no effect.
			No MDIO user command complete event.
			The previously scheduled PHY read or write command using MDIO user access register USERACCESS0 has completed.

### 29.4.8 MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED)

The MDIO user command complete interrupt (masked) register (USERINTMASKED) is shown in Figure 29-32 and described in Table 29-32.

**Figure 29-32. MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED)**

31	Reserved			16
R-0				
15	Reserved	2	1	0
	R-0	R/W1C-0	R/W1C-0	

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset

**Table 29-32. MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED)  
Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	USERACCESS1	0	Masked value of MDIO User command complete interrupt. When asserted, The bit indicates that the previously scheduled PHY read or write command using that particular USERACCESS1 register has completed. Writing a 1 will clear the interrupt, writing a 0 has no effect.
			No MDIO user command complete event.
		1	The previously scheduled PHY read or write command using MDIO user access register USERACCESS1 has completed and the corresponding bit in USERINTMASKSET is set to 1.
0	USERACCESS0	0	Masked value of MDIO User command complete interrupt. When asserted, The bit indicates that the previously scheduled PHY read or write command using that particular USERACCESS0 register has completed. Writing a 1 will clear the interrupt, writing a 0 has no effect.
			No MDIO user command complete event.
		1	The previously scheduled PHY read or write command using MDIO user access register USERACCESS0 has completed and the corresponding bit in USERINTMASKSET is set to 1.

### 29.4.9 MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)

The MDIO user command complete interrupt mask set register (USERINTMASKSET) is shown in Figure 29-33 and described in Table 29-33.

**Figure 29-33. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)**

31	16
Reserved	
R-0	
15	16
15	16
Reserved	
R-0	
2	1
USERACCESS1	USERACCESS0
R/W1S-0	R/W1S-0

LEGEND: R/W = Read/Write; R = Read only; W1S = Write 1 to set (writing a 0 has no effect); -n = value after reset

**Table 29-33. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	USERACCESS1	0	MDIO user interrupt mask set for USERINTMASKED[1]. Setting a bit to 1 will enable MDIO user command complete interrupts for the USERACCESS1 register. MDIO user interrupt for USERACCESS1 is disabled if the corresponding bit is 0. Writing a 0 to this bit has no effect.
		0	MDIO user command complete interrupts for the MDIO user access register USERACCESS0 is disabled.
		1	MDIO user command complete interrupts for the MDIO user access register USERACCESS0 is enabled.
0	USERACCESS0	0	MDIO user interrupt mask set for USERINTMASKED[0]. Setting a bit to 1 will enable MDIO user command complete interrupts for the USERACCESS0 register. MDIO user interrupt for USERACCESS0 is disabled if the corresponding bit is 0. Writing a 0 to this bit has no effect.
		0	MDIO user command complete interrupts for the MDIO user access register USERACCESS0 is disabled.
		1	MDIO user command complete interrupts for the MDIO user access register USERACCESS0 is enabled.

### 29.4.10 MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR)

The MDIO user command complete interrupt mask clear register (USERINTMASKCLEAR) is shown in Figure 29-34 and described in Table 29-34.

**Figure 29-34. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR)**

31	Reserved	16
R-0		
15	Reserved	2      1      0
		USERACCESS1    R/W1C-0    USERACCESS0    R/W1C-0

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset

**Table 29-34. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	USERACCESS1	0	MDIO user command complete interrupt mask clear for USERINTMASKED[1]. Setting the bit to 1 will disable further user command complete interrupts for USERACCESS1. Writing a 0 to this bit has no effect.
		0	MDIO user command complete interrupts for the MDIO user access register USERACCESS1 is enabled.
		1	MDIO user command complete interrupts for the MDIO user access register USERACCESS1 is disabled.
0	USERACCESS0	0	MDIO user command complete interrupt mask clear for USERINTMASKED[0]. Setting the bit to 1 will disable further user command complete interrupts for USERACCESS0. Writing a 0 to this bit has no effect.
		0	MDIO user command complete interrupts for the MDIO user access register USERACCESS0 is enabled.
		1	MDIO user command complete interrupts for the MDIO user access register USERACCESS0 is disabled.

### 29.4.11 MDIO User Access Register 0 (USERACCESS0)

The MDIO user access register 0 (USERACCESS0) is shown in [Figure 29-35](#) and described in [Table 29-35](#).

**Figure 29-35. MDIO User Access Register 0 (USERACCESS0)**

31	30	29	28	26	25	21	20	16
GO	WRITE	ACK	Reserved		REGADR		PHYADR	
R/W1S-0	R/W-0	R/W-0		R-0		R/W-0		R/W-0
15					DATA			0
					R/W-0			

LEGEND: R/W = Read/Write; R = Read only; W1S = Write 1 to set (writing a 0 has no effect); -n = value after reset

**Table 29-35. MDIO User Access Register 0 (USERACCESS0) Field Descriptions**

Bit	Field	Value	Description
31	GO	0-1	Go bit. Writing a 1 to this bit causes the MDIO state machine to perform an MDIO access when it is convenient for it to do so; this is not an instantaneous process. Writing a 0 to this bit has no effect. This bit is writeable only if the MDIO state machine is enabled. This bit will self clear when the requested access has been completed. Any writes to USERACCESS0 are blocked when the GO bit is 1.
30	WRITE	0 1	Write enable bit. Setting this bit to 1 causes the MDIO transaction to be a register write; otherwise, it is a register read.  0 The user command is a read operation. 1 The user command is a write operation.
29	ACK	0-1	Acknowledge bit. This bit is set if the PHY acknowledged the read transaction.
28-26	Reserved	0	Reserved
25-21	REGADR	0-1Fh	Register address bits. This field specifies the PHY register to be accessed for this transaction
20-16	PHYADR	0-1Fh	PHY address bits. This field specifies the PHY to be accessed for this transaction.
15-0	DATA	0-FFFFh	User data bits. These bits specify the data value read from or to be written to the specified PHY register.

### **29.4.12 MDIO User PHY Select Register 0 (USERPHYSEL0)**

The MDIO user PHY select register 0 (USERPHYSEL0) is shown in [Figure 29-36](#) and described in [Table 29-36](#).

**Figure 29-36. MDIO User PHY Select Register 0 (USERPHYSEL0)**

31	Reserved							16
R-0								
15	Reserved	8	7	6	5	4	0	
R-0		R/W-0	R/W-0	R/W-0	R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-36. MDIO User PHY Select Register 0 (USERPHYSEL0) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	LINKSEL	0 1	Link status determination select bit. Default value is 0, which implies that the link status is determined by the MDIO state machine. This is the only option supported on this device.  The link status is determined by the MDIO state machine.  Not supported.
6	LINKINTENB	0 1	Link change interrupt enable. Set to 1 to enable link change status interrupts for PHY address specified in PHYADRMON. Link change interrupts are disabled if this bit is cleared to 0.  Link change interrupts are disabled.  Link change status interrupts for PHY address specified in PHYADRMON bits are enabled.
5	Reserved	0	Reserved
4-0	PHYADRMON	0-1Fh	PHY address whose link status is to be monitored.

### 29.4.13 MDIO User Access Register 1 (USERACCESS1)

The MDIO user access register 1 (USERACCESS1) is shown in [Figure 29-37](#) and described in [Table 29-37](#).

**Figure 29-37. MDIO User Access Register 1 (USERACCESS1)**

31	30	29	28	26	25	21	20	16
GO	WRITE	ACK	Reserved		REGADR		PHYADR	
R/W1S-0	R/W-0	R/W-0		R-0		R/W-0		R/W-0
15					DATA			0
					R/W-0			

LEGEND: R/W = Read/Write; R = Read only; W1S = Write 1 to set (writing a 0 has no effect); -n = value after reset

**Table 29-37. MDIO User Access Register 1 (USERACCESS1) Field Descriptions**

Bit	Field	Value	Description
31	GO	0-1	Go bit. Writing 1 to this bit causes the MDIO state machine to perform an MDIO access when it is convenient for it to do so; this is not an instantaneous process. Writing 0 to this bit has no effect. This bit is writeable only if the MDIO state machine is enabled. This bit will self clear when the requested access has been completed. Any writes to USERACCESS0 are blocked when the GO bit is 1.
30	WRITE	0 1	Write enable bit. Setting this bit to 1 causes the MDIO transaction to be a register write; otherwise, it is a register read.  0 The user command is a read operation. 1 The user command is a write operation.
29	ACK	0-1	Acknowledge bit. This bit is set if the PHY acknowledged the read transaction.
28-26	Reserved	0	Reserved
25-21	REGADR	0-1Fh	Register address bits. This field specifies the PHY register to be accessed for this transaction
20-16	PHYADR	0-1Fh	PHY address bits. This field specifies the PHY to be accessed for this transaction.
15-0	DATA	0-FFFFh	User data bits. These bits specify the data value read from or to be written to the specified PHY register.

### **29.4.14 MDIO User PHY Select Register 1 (USERPHYSEL1)**

The MDIO user PHY select register 1 (USERPHYSEL1) is shown in [Figure 29-38](#) and described in [Table 29-38](#).

**Figure 29-38. MDIO User PHY Select Register 1 (USERPHYSEL1)**

31	Reserved							16
R-0								
15	Reserved	8	7	6	5	4	0	
R-0		R/W-0	R/W-0	R/W-0	R-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-38. MDIO User PHY Select Register 1 (USERPHYSEL1) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	LINKSEL	0 1	Link status determination select bit. Default value is 0, which implies that the link status is determined by the MDIO state machine. This is the only option supported on this device. The link status is determined by the MDIO state machine. Not supported.
6	LINKINTENB	0 1	Link change interrupt enable. Set to 1 to enable link change status interrupts for the PHY address specified in PHYADRMON. Link change interrupts are disabled if this bit is cleared to 0. Link change interrupts are disabled. Link change status interrupts for PHY address specified in PHYADRMON bits are enabled.
5	Reserved	0	PHY address whose link status is to be monitored.
4-0	PHYADRMON	0-1Fh	PHY address whose link status is to be monitored.

## 29.5 EMAC Module Registers

[Table 29-39](#) lists the memory-mapped registers for the EMAC. The base address for these registers is 0xFCF78000.

**Table 29-39. Ethernet Media Access Controller (EMAC) Registers**

Offset	Acronym	Register Description	Section
0h	TXREVID	Transmit Revision ID Register	<a href="#">Section 29.5.1</a>
4h	TXCONTROL	Transmit Control Register	<a href="#">Section 29.5.2</a>
8h	TXTEARDOWN	Transmit Teardown Register	<a href="#">Section 29.5.3</a>
10h	RXREVID	Receive Revision ID Register	<a href="#">Section 29.5.4</a>
14h	RXCONTROL	Receive Control Register	<a href="#">Section 29.5.5</a>
18h	RXTEARDOWN	Receive Teardown Register	<a href="#">Section 29.5.6</a>
80h	TXINTSTATRAW	Transmit Interrupt Status (Unmasked) Register	<a href="#">Section 29.5.7</a>
84h	TXINTSTATMASKED	Transmit Interrupt Status (Masked) Register	<a href="#">Section 29.5.8</a>
88h	TXINTMASKSET	Transmit Interrupt Mask Set Register	<a href="#">Section 29.5.9</a>
8Ch	TXINTMASKCLEAR	Transmit Interrupt Clear Register	<a href="#">Section 29.5.10</a>
90h	MACINVECTOR	MAC Input Vector Register	<a href="#">Section 29.5.11</a>
94h	MACEOIVECTOR	MAC End Of Interrupt Vector Register	<a href="#">Section 29.5.12</a>
A0h	RXINTSTATRAW	Receive Interrupt Status (Unmasked) Register	<a href="#">Section 29.5.13</a>
A4h	RXINTSTATMASKED	Receive Interrupt Status (Masked) Register	<a href="#">Section 29.5.14</a>
A8h	RXINTMASKSET	Receive Interrupt Mask Set Register	<a href="#">Section 29.5.15</a>
ACh	RXINTMASKCLEAR	Receive Interrupt Mask Clear Register	<a href="#">Section 29.5.16</a>
B0h	MACINTSTATRAW	MAC Interrupt Status (Unmasked) Register	<a href="#">Section 29.5.17</a>
B4h	MACINTSTATMASKED	MAC Interrupt Status (Masked) Register	<a href="#">Section 29.5.18</a>
B8h	MACINTMASKSET	MAC Interrupt Mask Set Register	<a href="#">Section 29.5.19</a>
BCh	MACINTMASKCLEAR	MAC Interrupt Mask Clear Register	<a href="#">Section 29.5.20</a>
100h	RXMBPENABLE	Receive Multicast/Broadcast/Promiscuous Channel Enable Register	<a href="#">Section 29.5.21</a>
104h	RXUNICASTSET	Receive Unicast Enable Set Register	<a href="#">Section 29.5.22</a>
108h	RXUNICASTCLEAR	Receive Unicast Clear Register	<a href="#">Section 29.5.23</a>
10Ch	RXMAXLEN	Receive Maximum Length Register	<a href="#">Section 29.5.24</a>
110h	RXBUFFEROFFSET	Receive Buffer Offset Register	<a href="#">Section 29.5.25</a>
114h	RXFILTERLOWTHRESH	Receive Filter Low Priority Frame Threshold Register	<a href="#">Section 29.5.26</a>
120h	RX0FLOWTHRESH	Receive Channel 0 Flow Control Threshold Register	<a href="#">Section 29.5.27</a>
124h	RX1FLOWTHRESH	Receive Channel 1 Flow Control Threshold Register	<a href="#">Section 29.5.27</a>
128h	RX2FLOWTHRESH	Receive Channel 2 Flow Control Threshold Register	<a href="#">Section 29.5.27</a>
12Ch	RX3FLOWTHRESH	Receive Channel 3 Flow Control Threshold Register	<a href="#">Section 29.5.27</a>
130h	RX4FLOWTHRESH	Receive Channel 4 Flow Control Threshold Register	<a href="#">Section 29.5.27</a>
134h	RX5FLOWTHRESH	Receive Channel 5 Flow Control Threshold Register	<a href="#">Section 29.5.27</a>
138h	RX6FLOWTHRESH	Receive Channel 6 Flow Control Threshold Register	<a href="#">Section 29.5.27</a>
13Ch	RX7FLOWTHRESH	Receive Channel 7 Flow Control Threshold Register	<a href="#">Section 29.5.27</a>
140h	RX0FREEBUFFER	Receive Channel 0 Free Buffer Count Register	<a href="#">Section 29.5.28</a>
144h	RX1FREEBUFFER	Receive Channel 1 Free Buffer Count Register	<a href="#">Section 29.5.28</a>
148h	RX2FREEBUFFER	Receive Channel 2 Free Buffer Count Register	<a href="#">Section 29.5.28</a>
14Ch	RX3FREEBUFFER	Receive Channel 3 Free Buffer Count Register	<a href="#">Section 29.5.28</a>
150h	RX4FREEBUFFER	Receive Channel 4 Free Buffer Count Register	<a href="#">Section 29.5.28</a>
154h	RX5FREEBUFFER	Receive Channel 5 Free Buffer Count Register	<a href="#">Section 29.5.28</a>
158h	RX6FREEBUFFER	Receive Channel 6 Free Buffer Count Register	<a href="#">Section 29.5.28</a>
15Ch	RX7FREEBUFFER	Receive Channel 7 Free Buffer Count Register	<a href="#">Section 29.5.28</a>
160h	MACCONTROL	MAC Control Register	<a href="#">Section 29.5.29</a>

**Table 29-39. Ethernet Media Access Controller (EMAC) Registers (continued)**

Offset	Acronym	Register Description	Section
164h	MACSTATUS	MAC Status Register	<a href="#">Section 29.5.30</a>
168h	EMCONTROL	Emulation Control Register	<a href="#">Section 29.5.31</a>
16Ch	FIFOCONTROL	FIFO Control Register	<a href="#">Section 29.5.32</a>
170h	MACCONFIG	MAC Configuration Register	<a href="#">Section 29.5.33</a>
174h	SOFTRESET	Soft Reset Register	<a href="#">Section 29.5.34</a>
1D0h	MACSRCADDRLO	MAC Source Address Low Bytes Register	<a href="#">Section 29.5.35</a>
1D4h	MACSRCADDRHI	MAC Source Address High Bytes Register	<a href="#">Section 29.5.36</a>
1D8h	MACHASH1	MAC Hash Address Register 1	<a href="#">Section 29.5.37</a>
1DCh	MACHASH2	MAC Hash Address Register 2	<a href="#">Section 29.5.38</a>
1E0h	BOFFTEST	Back Off Test Register	<a href="#">Section 29.5.39</a>
1E4h	TPACETEST	Transmit Pacing Algorithm Test Register	<a href="#">Section 29.5.40</a>
1E8h	RXPAUSE	Receive Pause Timer Register	<a href="#">Section 29.5.41</a>
1EcH	TXPAUSE	Transmit Pause Timer Register	<a href="#">Section 29.5.42</a>
500h	MACADDRLO	MAC Address Low Bytes Register	<a href="#">Section 29.5.43</a>
504h	MACADDRHI	MAC Address High Bytes Register	<a href="#">Section 29.5.44</a>
508h	MACINDEX	MAC Index Register	<a href="#">Section 29.5.45</a>
600h	TX0HDP	Transmit Channel 0 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.46</a>
604h	TX1HDP	Transmit Channel 1 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.46</a>
608h	TX2HDP	Transmit Channel 2 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.46</a>
60Ch	TX3HDP	Transmit Channel 3 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.46</a>
610h	TX4HDP	Transmit Channel 4 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.46</a>
614h	TX5HDP	Transmit Channel 5 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.46</a>
618h	TX6HDP	Transmit Channel 6 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.46</a>
61Ch	TX7HDP	Transmit Channel 7 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.46</a>
620h	RX0HDP	Receive Channel 0 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.47</a>
624h	RX1HDP	Receive Channel 1 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.47</a>
628h	RX2HDP	Receive Channel 2 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.47</a>
62Ch	RX3HDP	Receive Channel 3 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.47</a>
630h	RX4HDP	Receive Channel 4 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.47</a>
634h	RX5HDP	Receive Channel 5 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.47</a>
638h	RX6HDP	Receive Channel 6 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.47</a>
63Ch	RX7HDP	Receive Channel 7 DMA Head Descriptor Pointer Register	<a href="#">Section 29.5.47</a>
640h	TX0CP	Transmit Channel 0 Completion Pointer Register	<a href="#">Section 29.5.48</a>
644h	TX1CP	Transmit Channel 1 Completion Pointer Register	<a href="#">Section 29.5.48</a>
648h	TX2CP	Transmit Channel 2 Completion Pointer Register	<a href="#">Section 29.5.48</a>
64Ch	TX3CP	Transmit Channel 3 Completion Pointer Register	<a href="#">Section 29.5.48</a>
650h	TX4CP	Transmit Channel 4 Completion Pointer Register	<a href="#">Section 29.5.48</a>
654h	TX5CP	Transmit Channel 5 Completion Pointer Register	<a href="#">Section 29.5.48</a>
658h	TX6CP	Transmit Channel 6 Completion Pointer Register	<a href="#">Section 29.5.48</a>
65Ch	TX7CP	Transmit Channel 7 Completion Pointer Register	<a href="#">Section 29.5.48</a>
660h	RX0CP	Receive Channel 0 Completion Pointer Register	<a href="#">Section 29.5.49</a>
664h	RX1CP	Receive Channel 1 Completion Pointer Register	<a href="#">Section 29.5.49</a>
668h	RX2CP	Receive Channel 2 Completion Pointer Register	<a href="#">Section 29.5.49</a>
66Ch	RX3CP	Receive Channel 3 Completion Pointer Register	<a href="#">Section 29.5.49</a>
670h	RX4CP	Receive Channel 4 Completion Pointer Register	<a href="#">Section 29.5.49</a>
674h	RX5CP	Receive Channel 5 Completion Pointer Register	<a href="#">Section 29.5.49</a>
678h	RX6CP	Receive Channel 6 Completion Pointer Register	<a href="#">Section 29.5.49</a>


**Table 29-39. Ethernet Media Access Controller (EMAC) Registers (continued)**

Offset	Acronym	Register Description	Section
67Ch	RX7CP	Receive Channel 7 Completion Pointer Register	<a href="#">Section 29.5.49</a>
<b>Network Statistics Registers</b>			
200h	RXGOODFRAMES	Good Receive Frames Register	<a href="#">Section 29.5.50.1</a>
204h	RXBCASTFRAMES	Broadcast Receive Frames Register	<a href="#">Section 29.5.50.2</a>
208h	RXMCICASTFRAMES	Multicast Receive Frames Register	<a href="#">Section 29.5.50.3</a>
20Ch	RXPAUSEFRAMES	Pause Receive Frames Register	<a href="#">Section 29.5.50.4</a>
210h	RXCRCERRORS	Receive CRC Errors Register	<a href="#">Section 29.5.50.5</a>
214h	RXALIGNCODEERRORS	Receive Alignment/Code Errors Register	<a href="#">Section 29.5.50.6</a>
218h	RXOVERSIZED	Receive Oversized Frames Register	<a href="#">Section 29.5.50.7</a>
21Ch	RXJABBER	Receive Jabber Frames Register	<a href="#">Section 29.5.50.8</a>
220h	RXUNDERSIZED	Receive Undersized Frames Register	<a href="#">Section 29.5.50.9</a>
224h	RXFragments	Receive Frame Fragments Register	<a href="#">Section 29.5.50.10</a>
228h	RXFILTERED	Filtered Receive Frames Register	<a href="#">Section 29.5.50.11</a>
22Ch	RXQOSFILTERED	Receive QOS Filtered Frames Register	<a href="#">Section 29.5.50.12</a>
230h	RXOCTETS	Receive Octet Frames Register	<a href="#">Section 29.5.50.13</a>
234h	TXGOODFRAMES	Good Transmit Frames Register	<a href="#">Section 29.5.50.14</a>
238h	TXBCASTFRAMES	Broadcast Transmit Frames Register	<a href="#">Section 29.5.50.15</a>
23Ch	TXMCICASTFRAMES	Multicast Transmit Frames Register	<a href="#">Section 29.5.50.16</a>
240h	TXPAUSEFRAMES	Pause Transmit Frames Register	<a href="#">Section 29.5.50.17</a>
244h	TXDEFERRED	Deferred Transmit Frames Register	<a href="#">Section 29.5.50.18</a>
248h	TXCOLLISION	Transmit Collision Frames Register	<a href="#">Section 29.5.50.19</a>
24Ch	TXSINGLECOLL	Transmit Single Collision Frames Register	<a href="#">Section 29.5.50.20</a>
250h	TXMULTICOLL	Transmit Multiple Collision Frames Register	<a href="#">Section 29.5.50.21</a>
254h	TXEXCESSIVECOLL	Transmit Excessive Collision Frames Register	<a href="#">Section 29.5.50.22</a>
258h	TXLATECOLL	Transmit Late Collision Frames Register	<a href="#">Section 29.5.50.23</a>
25Ch	TXUNDERRUN	Transmit Underrun Error Register	<a href="#">Section 29.5.50.24</a>
260h	TXCARRIERSENSE	Transmit Carrier Sense Errors Register	<a href="#">Section 29.5.50.25</a>
264h	TXOCTETS	Transmit Octet Frames Register	<a href="#">Section 29.5.50.26</a>
268h	FRAME64	Transmit and Receive 64 Octet Frames Register	<a href="#">Section 29.5.50.27</a>
26Ch	FRAME65T127	Transmit and Receive 65 to 127 Octet Frames Register	<a href="#">Section 29.5.50.28</a>
270h	FRAME128T255	Transmit and Receive 128 to 255 Octet Frames Register	<a href="#">Section 29.5.50.29</a>
274h	FRAME256T511	Transmit and Receive 256 to 511 Octet Frames Register	<a href="#">Section 29.5.50.30</a>
278h	FRAME512T1023	Transmit and Receive 512 to 1023 Octet Frames Register	<a href="#">Section 29.5.50.31</a>
27Ch	FRAME1024TUP	Transmit and Receive 1024 to RXMAXLEN Octet Frames Register	<a href="#">Section 29.5.50.32</a>
280h	NETOCTETS	Network Octet Frames Register	<a href="#">Section 29.5.50.33</a>
284h	RXSOFOVERRUNS	Receive FIFO or DMA Start of Frame Overruns Register	<a href="#">Section 29.5.50.34</a>
288h	RXMOFOVERRUNS	Receive FIFO or DMA Middle of Frame Overruns Register	<a href="#">Section 29.5.50.35</a>
28Ch	RXDMAOVERRUNS	Receive DMA Overruns Register	<a href="#">Section 29.5.50.36</a>

### 29.5.1 Transmit Revision ID Register (TXREVID)

The transmit revision ID register (TXREVID) is shown in [Figure 29-39](#) and described in [Table 29-40](#).

**Figure 29-39. Transmit Revision ID Register (TXREVID)**



LEGEND: R = Read only; -n = value after reset


**Table 29-40. Transmit Revision ID Register (TXREVID) Field Descriptions**

Bit	Field	Value	Description
31-0	TXREV	4EC0 020Dh	Transmit module revision Current transmit revision value

### 29.5.2 Transmit Control Register (TXCONTROL)

The transmit control register (TXCONTROL) is shown in [Figure 29-40](#) and described in [Table 29-41](#).

**Figure 29-40. Transmit Control Register (TXCONTROL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-41. Transmit Control Register (TXCONTROL) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	TXEN	0	Transmit enable Transmit is disabled.
		1	Transmit is enabled.

### 29.5.3 Transmit Teardown Register (TXTEARDOWN)

The transmit teardown register (TXTEARDOWN) is shown in [Figure 29-41](#) and described in [Table 29-42](#).

**Figure 29-41. Transmit Teardown Register (TXTEARDOWN)**

31	Reserved	16
R-0		
15	Reserved	3      2      0
R-0                            TXTDNCH R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-42. Transmit Teardown Register (TXTEARDOWN) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2-0	TXTDNCH	0-7h	Transmit teardown channel. The transmit channel teardown is commanded by writing the encoded value of the transmit channel to be torn down. The teardown register is read as 0.
		0	Teardown transmit channel 0
		1h	Teardown transmit channel 1
		2h	Teardown transmit channel 2
		3h	Teardown transmit channel 3
		4h	Teardown transmit channel 4
		5h	Teardown transmit channel 5
		6h	Teardown transmit channel 6
		7h	Teardown transmit channel 7

### 29.5.4 Receive Revision ID Register (RXREVID)

The receive revision ID register (RXREVID) is shown in [Figure 29-42](#) and described in [Table 29-43](#).

**Figure 29-42. Receive Revision ID Register (RXREVID)**

31	RXREV	0
R-4EC0 020Dh		

LEGEND: R = Read only; -n = value after reset


**Table 29-43. Receive Revision ID Register (RXREVID) Field Descriptions**

Bit	Field	Value	Description
31-0	RXREV	4EC0 020Dh	Receive module revision Current receive revision value

### 29.5.5 Receive Control Register (RXCONTROL)

The receive control register (RXCONTROL) is shown in [Figure 29-43](#) and described in [Table 29-44](#).

**Figure 29-43. Receive Control Register (RXCONTROL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 29-44. Receive Control Register (RXCONTROL) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	RXEN	0	Receive enable
		1	Receive is disabled.
		1	Receive is enabled.

### 29.5.6 Receive Teardown Register (RXTEARDOWN)

The receive teardown register (RXTEARDOWN) is shown in [Figure 29-44](#) and described in [Table 29-45](#).

**Figure 29-44. Receive Teardown Register (RXTEARDOWN)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 29-45. Receive Teardown Register (RXTEARDOWN) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2-0	RXTDNCH	0-7h	Receive teardown channel. The receive channel teardown is commanded by writing the encoded value of the receive channel to be torn down. The teardown register is read as 0.
		0	Teardown receive channel 0
		1h	Teardown receive channel 1
		2h	Teardown receive channel 2
		3h	Teardown receive channel 3
		4h	Teardown receive channel 4
		5h	Teardown receive channel 5
		6h	Teardown receive channel 6
		7h	Teardown receive channel 7

### 29.5.7 Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW)

The transmit interrupt status (unmasked) register (TXINTSTATRAW) is shown in [Figure 29-45](#) and described in [Table 29-46](#).

**Figure 29-45. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW)**



LEGEND: R = Read only; -n = value after reset


**Table 29-46. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	TX7PEND	0-1	TX7PEND raw interrupt read (before mask)
6	TX6PEND	0-1	TX6PEND raw interrupt read (before mask)
5	TX5PEND	0-1	TX5PEND raw interrupt read (before mask)
4	TX4PEND	0-1	TX4PEND raw interrupt read (before mask)
3	TX3PEND	0-1	TX3PEND raw interrupt read (before mask)
2	TX2PEND	0-1	TX2PEND raw interrupt read (before mask)
1	TX1PEND	0-1	TX1PEND raw interrupt read (before mask)
0	TX0PEND	0-1	TX0PEND raw interrupt read (before mask)

### 29.5.8 Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED)

The transmit interrupt status (masked) register (TXINTSTATMASKED) is shown in [Figure 29-46](#) and described in [Table 29-47](#).

**Figure 29-46. Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED)**



LEGEND: R = Read only; -n = value after reset


**Table 29-47. Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	TX7PEND	0-1	TX7PEND masked interrupt read
6	TX6PEND	0-1	TX6PEND masked interrupt read
5	TX5PEND	0-1	TX5PEND masked interrupt read
4	TX4PEND	0-1	TX4PEND masked interrupt read
3	TX3PEND	0-1	TX3PEND masked interrupt read
2	TX2PEND	0-1	TX2PEND masked interrupt read
1	TX1PEND	0-1	TX1PEND masked interrupt read
0	TX0PEND	0-1	TX0PEND masked interrupt read

### 29.5.9 Transmit Interrupt Mask Set Register (TXINTMASKSET)

The transmit interrupt mask set register (TXINTMASKSET) is shown in [Figure 29-47](#) and described in [Table 29-48](#).

**Figure 29-47. Transmit Interrupt Mask Set Register (TXINTMASKSET)**



LEGEND: R/W = Read/Write; R = Read only; W1S = Write 1 to set (writing a 0 has no effect); -n = value after reset


**Table 29-48. Transmit Interrupt Mask Set Register (TXINTMASKSET) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	TX7MASK	0-1	Transmit channel 7 interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
6	TX6MASK	0-1	Transmit channel 6 interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
5	TX5MASK	0-1	Transmit channel 5 interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
4	TX4MASK	0-1	Transmit channel 4 interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
3	TX3MASK	0-1	Transmit channel 3 interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
2	TX2MASK	0-1	Transmit channel 2 interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
1	TX1MASK	0-1	Transmit channel 1 interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
0	TX0MASK	0-1	Transmit channel 0 interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.

### 29.5.10 Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR)

The transmit interrupt mask clear register (TXINTMASKCLEAR) is shown in [Figure 29-48](#) and described in [Table 29-49](#).

**Figure 29-48. Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR)**



LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset

**Table 29-49. Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	TX7MASK	0-1	Transmit channel 7 interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.
6	TX6MASK	0-1	Transmit channel 6 interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.
5	TX5MASK	0-1	Transmit channel 5 interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.
4	TX4MASK	0-1	Transmit channel 4 interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.
3	TX3MASK	0-1	Transmit channel 3 interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.
2	TX2MASK	0-1	Transmit channel 2 interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.
1	TX1MASK	0-1	Transmit channel 1 interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.
0	TX0MASK	0-1	Transmit channel 0 interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.

### 29.5.11 MAC Input Vector Register (MACINVECTOR)

The MAC input vector register (MACINVECTOR) is shown in [Figure 29-49](#) and described in [Table 29-50](#).

**Figure 29-49. MAC Input Vector Register (MACINVECTOR)**

31	28	27	26	25	24	23	16
Reserved	STATPEND	HSTPEND	LINKINT0	USERINT0		TXPEND	
R-0	R-0	R-0	R-0	R-0		R-0	
15					8	7	0
	RXTHRESHPEND					RXPEND	
	R-0					R-0	

LEGEND: R = Read only; -n = value after reset


**Table 29-50. MAC Input Vector Register (MACINVECTOR) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Reserved
27	STATPEND	0-1	EMAC module statistics interrupt (STATPEND) pending status bit
26	HSTPEND	0-1	EMAC module host error interrupt (HSTPEND) pending status bit
25	LINKINT0	0-1	MDIO module USERPHYSEL0 (LINKINT0) status bit
24	USERINT0	0-1	MDIO module USERACCESS0 (USERINT0) status bit
23-16	TXPEND	0-FFh	Transmit channels 0-7 interrupt (TXnPEND) pending status. Bit 16 is TX0PEND.
15-8	RXTHRESHPEND	0-FFh	Receive channels 0-7 interrupt (RXnTHRESHPEND) pending status. Bit 8 is RX0THRESHPEND.
7-0	RXPEND	0-FFh	Receive channels 0-7 interrupt (RXnPEND) pending status bit. Bit 0 is RX0PEND.

### 29.5.12 MAC End Of Interrupt Vector Register (MACEOIVECTOR)

The MAC end of interrupt vector register (MACEOIVECTOR) is shown in [Figure 29-50](#) and described in [Table 29-51](#).

**Figure 29-50. MAC End Of Interrupt Vector Register (MACEOIVECTOR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-51. MAC End Of Interrupt Vector Register (MACEOIVECTOR) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reserved
4-0	INTVECT	0-1Fh	Acknowledge EMAC Control Module Interrupts 0h Acknowledge C0RXTHRESH Interrupt 1h Acknowledge C0RX Interrupt 2h Acknowledge C0TX Interrupt 3h Acknowledge C0MISC Interrupt (STATPEND, HOSTPEND, MDIO LINKINT0, MDIO USERINT0) 4h Acknowledge C1RXTHRESH Interrupt 5h Acknowledge C1RX Interrupt 6h Acknowledge C1TX Interrupt 7h Acknowledge C1MISC Interrupt (STATPEND, HOSTPEND, MDIO LINKINT0, MDIO USERINT0) 8h Acknowledge C2RXTHRESH Interrupt 9h Acknowledge C2RX Interrupt Ah Acknowledge C2TX Interrupt Bh Acknowledge C2MISC Interrupt (STATPEND, HOSTPEND, MDIO LINKINT0, MDIO USERINT0) Ch-1Fh Reserved

### 29.5.13 Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW)

The receive interrupt status (unmasked) register (RXINTSTATRAW) is shown in [Figure 29-51](#) and described in [Table 29-52](#).

**Figure 29-51. Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW)**

31	Reserved								16
R-0									
15	14	13	12	11	10	9	8		
RX7THRESHPEND	RX6THRESHPEND	RX5THRESHPEND	RX4THRESHPEND	RX3THRESHPEND	RX2THRESHPEND	RX1THRESHPEND	RX0THRESHPEND		
R-0									
7	6	5	4	3	2	1	0		
RX7PEND	RX6PEND	RX5PEND	RX4PEND	RX3PEND	RX2PEND	RX1PEND	RX0PEND		
R-0									

LEGEND: R = Read only; -n = value after reset

**Table 29-52. Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15	RX7THRESHPEND	0-1	RX7THRESHPEND raw interrupt read (before mask)
14	RX6THRESHPEND	0-1	RX6THRESHPEND raw interrupt read (before mask)
13	RX5THRESHPEND	0-1	RX5THRESHPEND raw interrupt read (before mask)
12	RX4THRESHPEND	0-1	RX4THRESHPEND raw interrupt read (before mask)
11	RX3THRESHPEND	0-1	RX3THRESHPEND raw interrupt read (before mask)
10	RX2THRESHPEND	0-1	RX2THRESHPEND raw interrupt read (before mask)
9	RX1THRESHPEND	0-1	RX1THRESHPEND raw interrupt read (before mask)
8	RX0THRESHPEND	0-1	RX0THRESHPEND raw interrupt read (before mask)
7	RX7PEND	0-1	RX7PEND raw interrupt read (before mask)
6	RX6PEND	0-1	RX6PEND raw interrupt read (before mask)
5	RX5PEND	0-1	RX5PEND raw interrupt read (before mask)
4	RX4PEND	0-1	RX4PEND raw interrupt read (before mask)
3	RX3PEND	0-1	RX3PEND raw interrupt read (before mask)
2	RX2PEND	0-1	RX2PEND raw interrupt read (before mask)
1	RX1PEND	0-1	RX1PEND raw interrupt read (before mask)
0	RX0PEND	0-1	RX0PEND raw interrupt read (before mask)

### 29.5.14 Receive Interrupt Status (Masked) Register (RXINTSTATMASKED)

The receive interrupt status (masked) register (RXINTSTATMASKED) is shown in [Figure 29-52](#) and described in [Table 29-53](#).

**Figure 29-52. Receive Interrupt Status (Masked) Register (RXINTSTATMASKED)**

31	Reserved								16
R-0									
15	14	13	12	11	10	9	8		
RX7THRESHPEND	RX6THRESHPEND	RX5THRESHPEND	RX4THRESHPEND	RX3THRESHPEND	RX2THRESHPEND	RX1THRESHPEND	RX0THRESHPEND		
R-0									
7	6	5	4	3	2	1	0		
RX7PEND	RX6PEND	RX5PEND	RX4PEND	RX3PEND	RX2PEND	RX1PEND	RX0PEND		
R-0									

LEGEND: R = Read only; -n = value after reset

**Table 29-53. Receive Interrupt Status (Masked) Register (RXINTSTATMASKED) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15	RX7THRESHPEND	0-1	RX7THRESHPEND masked interrupt read
14	RX6THRESHPEND	0-1	RX6THRESHPEND masked interrupt read
13	RX5THRESHPEND	0-1	RX5THRESHPEND masked interrupt read
12	RX4THRESHPEND	0-1	RX4THRESHPEND masked interrupt read
11	RX3THRESHPEND	0-1	RX3THRESHPEND masked interrupt read
10	RX2THRESHPEND	0-1	RX2THRESHPEND masked interrupt read
9	RX1THRESHPEND	0-1	RX1THRESHPEND masked interrupt read
8	RX0THRESHPEND	0-1	RX0THRESHPEND masked interrupt read
7	RX7PEND	0-1	RX7PEND masked interrupt read
6	RX6PEND	0-1	RX6PEND masked interrupt read
5	RX5PEND	0-1	RX5PEND masked interrupt read
4	RX4PEND	0-1	RX4PEND masked interrupt read
3	RX3PEND	0-1	RX3PEND masked interrupt read
2	RX2PEND	0-1	RX2PEND masked interrupt read
1	RX1PEND	0-1	RX1PEND masked interrupt read
0	RX0PEND	0-1	RX0PEND masked interrupt read

### 29.5.15 Receive Interrupt Mask Set Register (RXINTMASKSET)

The receive interrupt mask set register (RXINTMASKSET) is shown in [Figure 29-53](#) and described in [Table 29-54](#).

**Figure 29-53. Receive Interrupt Mask Set Register (RXINTMASKSET)**

31	Reserved								16							
								R-0								
15	14	13	12	11	10	9	8									
RX7THRESHMASK	RX6THRESHMASK	RX5THRESHMASK	RX4THRESHMASK	RX3THRESHMASK	RX2THRESHMASK	RX1THRESHMASK	RX0THRESHMASK	R/W1S-0								
R/W1S-0	7	6	5	4	3	2	1	0								
RX7MASK	RX6MASK	RX5MASK	RX4MASK	RX3MASK	RX2MASK	RX1MASK	RX0MASK	R/W1S-0								

LEGEND: R/W = Read/Write; R = Read only; W1S = Write 1 to set (writing a 0 has no effect); -n = value after reset

**Table 29-54. Receive Interrupt Mask Set Register (RXINTMASKSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15	RX7THRESHMASK	0-1	Receive channel 7 threshold mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
14	RX6THRESHMASK	0-1	Receive channel 6 threshold mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
13	RX5THRESHMASK	0-1	Receive channel 5 threshold mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
12	RX4THRESHMASK	0-1	Receive channel 4 threshold mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
11	RX3THRESHMASK	0-1	Receive channel 3 threshold mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
10	RX2THRESHMASK	0-1	Receive channel 2 threshold mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
9	RX1THRESHMASK	0-1	Receive channel 1 threshold mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
8	RX0THRESHMASK	0-1	Receive channel 0 threshold mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
7	RX7MASK	0-1	Receive channel 7 mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
6	RX6MASK	0-1	Receive channel 6 mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
5	RX5MASK	0-1	Receive channel 5 mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
4	RX4MASK	0-1	Receive channel 4 mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
3	RX3MASK	0-1	Receive channel 3 mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
2	RX2MASK	0-1	Receive channel 2 mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
1	RX1MASK	0-1	Receive channel 1 mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.
0	RX0MASK	0-1	Receive channel 0 mask set bit. Write 1 to enable interrupt; a write of 0 has no effect.

### 29.5.16 Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)

The receive interrupt mask clear register (RXINTMASKCLEAR) is shown in [Figure 29-54](#) and described in [Table 29-55](#).

**Figure 29-54. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)**

31	Reserved								16
R-0									
15	14	13	12	11	10	9	8		
RX7THRESHMASK	RX6THRESHMASK	RX5THRESHMASK	RX4THRESHMASK	RX3THRESHMASK	RX2THRESHMASK	RX1THRESHMASK	RX0THRESHMASK		
R/W1C-0									
7	6	5	4	3	2	1	0		
RX7MASK	RX6MASK	RX5MASK	RX4MASK	RX3MASK	RX2MASK	RX1MASK	RX0MASK		
R/W1C-0									

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset


**Table 29-55. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15	RX7THRESHMASK	0-1	Receive channel 7 threshold mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
14	RX6THRESHMASK	0-1	Receive channel 6 threshold mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
13	RX5THRESHMASK	0-1	Receive channel 5 threshold mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
12	RX4THRESHMASK	0-1	Receive channel 4 threshold mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
11	RX3THRESHMASK	0-1	Receive channel 3 threshold mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
10	RX2THRESHMASK	0-1	Receive channel 2 threshold mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
9	RX1THRESHMASK	0-1	Receive channel 1 threshold mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
8	RX0THRESHMASK	0-1	Receive channel 0 threshold mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
7	RX7MASK	0-1	Receive channel 7 mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
6	RX6MASK	0-1	Receive channel 6 mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
5	RX5MASK	0-1	Receive channel 5 mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
4	RX4MASK	0-1	Receive channel 4 mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
3	RX3MASK	0-1	Receive channel 3 mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
2	RX2MASK	0-1	Receive channel 2 mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
1	RX1MASK	0-1	Receive channel 1 mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.
0	RX0MASK	0-1	Receive channel 0 mask clear bit. Write 1 to disable interrupt; a write of 0 has no effect.

### 29.5.17 MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW)

The MAC interrupt status (unmasked) register (MACINTSTATRAW) is shown in [Figure 29-55](#) and described in [Table 29-56](#).

**Figure 29-55. MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW)**



LEGEND: R = Read only; -n = value after reset


**Table 29-56. MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	HOSTPEND	0-1	Host pending interrupt (HOSTPEND); raw interrupt read (before mask).
0	STATPEND	0-1	Statistics pending interrupt (STATPEND); raw interrupt read (before mask).

### 29.5.18 MAC Interrupt Status (Masked) Register (MACINTSTATMASKED)

The MAC interrupt status (masked) register (MACINTSTATMASKED) is shown in [Figure 29-56](#) and described in [Table 29-57](#).

**Figure 29-56. MAC Interrupt Status (Masked) Register (MACINTSTATMASKED)**



LEGEND: R = Read only; -n = value after reset

**Table 29-57. MAC Interrupt Status (Masked) Register (MACINTSTATMASKED) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	HOSTPEND	0-1	Host pending interrupt (HOSTPEND); masked interrupt read.
0	STATPEND	0-1	Statistics pending interrupt (STATPEND); masked interrupt read.

### 29.5.19 MAC Interrupt Mask Set Register (MACINTMASKSET)

The MAC interrupt mask set register (MACINTMASKSET) is shown in [Figure 29-57](#) and described in [Table 29-58](#).

**Figure 29-57. MAC Interrupt Mask Set Register (MACINTMASKSET)**

31	Reserved			16
	R-0			
15	Reserved	R-0	2	1
			HOSTMASK	STATMASK
			R/W1S-0	R/W1S-0

LEGEND: R/W = Read/Write; R = Read only; W1S = Write 1 to set (writing a 0 has no effect); -n = value after reset

**Table 29-58. MAC Interrupt Mask Set Register (MACINTMASKSET) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	HOSTMASK	0-1	Host error interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.
0	STATMASK	0-1	Statistics interrupt mask set bit. Write 1 to enable interrupt, a write of 0 has no effect.

### 29.5.20 MAC Interrupt Mask Clear Register (MACINTMASKCLEAR)

The MAC interrupt mask clear register (MACINTMASKCLEAR) is shown in [Figure 29-58](#) and described in [Table 29-59](#).

**Figure 29-58. MAC Interrupt Mask Clear Register (MACINTMASKCLEAR)**

31	Reserved			16
	R-0			
15	Reserved	R-0	2	1
			HOSTMASK	STATMASK
			R/W1C-0	R/W1C-0

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset

**Table 29-59. MAC Interrupt Mask Clear Register (MACINTMASKCLEAR) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	HOSTMASK	0-1	Host error interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.
0	STATMASK	0-1	Statistics interrupt mask clear bit. Write 1 to disable interrupt, a write of 0 has no effect.

### 29.5.21 Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)

The receive multicast/broadcast/promiscuous channel enable register (RXMBPENABLE) is shown in Figure 29-59 and described in Table 29-60.

**Figure 29-59. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)**

31	30	29	28	27	25	24
Reserved	RXPASSCRC	RXQOSEN	RXNOCHAIN	Reserved	Reserved	RXCMFEN
R-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0
23	22	21	20	19	18	16
RXCSFEN	RXCEFEN	RXCAFEN	Reserved	Reserved	RXPROMCH	
R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	
15	14	13	12	11	10	8
Reserved	RXBROADEN	RXBROADEN	Reserved	Reserved	RXBROADCH	
R-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	
7	6	5	4	3	2	0
Reserved	RXMULTEN	RXMULTEN	Reserved	Reserved	RXMULTCH	
R-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-60. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved
30	RXPASSCRC	0	Pass receive CRC enable bit Received CRC is discarded for all channels and is not included in the buffer descriptor packet length field.
		1	Received CRC is transferred to memory for all channels and is included in the buffer descriptor packet length.
29	RXQOSEN	0	Receive quality of service enable bit Receive QOS is disabled.
		1	Receive QOS is enabled.
28	RXNOCHAIN	0	Receive no buffer chaining bit Received frames can span multiple buffers.
		1	The Receive DMA controller transfers each frame into a single buffer, regardless of the frame or buffer size. All remaining frame data after the first buffer is discarded. The buffer descriptor buffer length field will contain the entire frame byte count (up to 65535 bytes).
27-25	Reserved	0	Reserved
24	RXCMFEN	0	Receive copy MAC control frames enable bit. Enables MAC control frames to be transferred to memory. MAC control frames are normally acted upon (if enabled), but not copied to memory. MAC control frames that are pause frames will be acted upon if enabled in MACCONTROL, regardless of the value of RXCMFEN. Frames transferred to memory due to RXCMFEN will have the CONTROL bit set in their EOP buffer descriptor.
		1	MAC control frames are filtered (but acted upon if enabled). MAC control frames are transferred to memory.
23	RXCSFEN	0	Receive copy short frames enable bit. Enables frames or fragments shorter than 64 bytes to be copied to memory. Frames transferred to memory due to RXCSFEN will have the FRAGMENT or UNDERSIZE bit set in their EOP buffer descriptor. Fragments are short frames that contain CRC / align / code errors and undersized are short frames without errors.
		1	Short frames are filtered. Short frames are transferred to memory.

**Table 29-60. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)  
Field Descriptions (continued)**

Bit	Field	Value	Description
22	RXCEFEN	0	Receive copy error frames enable bit. Enables frames containing errors to be transferred to memory. The appropriate error bit will be set in the frame EOP buffer descriptor.
		1	Frames containing errors are filtered.
			Frames containing errors are transferred to memory.
21	RXCAFEN	0	Receive copy all frames enable bit. Enables frames that do not address match (includes multicast frames that do not hash match) to be transferred to the promiscuous channel selected by RXPROMCH bits. Such frames will be marked with the NOMATCH bit in their EOP buffer descriptor.
		1	Frames that do not address match are filtered.
			Frames that do not address match are transferred to the promiscuous channel selected by RXPROMCH bits.
20-19	Reserved	0	Reserved
18-16	RXPROMCH	0-7h	Receive promiscuous channel select
		0	Select channel 0 to receive promiscuous frames
		1h	Select channel 1 to receive promiscuous frames
		2h	Select channel 2 to receive promiscuous frames
		3h	Select channel 3 to receive promiscuous frames
		4h	Select channel 4 to receive promiscuous frames
		5h	Select channel 5 to receive promiscuous frames
		6h	Select channel 6 to receive promiscuous frames
		7h	Select channel 7 to receive promiscuous frames
15-14	Reserved	0	Reserved
13	RXBROADEN	0	Receive broadcast enable. Enable received broadcast frames to be copied to the channel selected by RXBROADCH bits.
		1	Broadcast frames are filtered.
			Broadcast frames are copied to the channel selected by RXBROADCH bits.
12-11	Reserved	0	Reserved
10-8	RXBROADCH	0-7h	Receive broadcast channel select
		0	Select channel 0 to receive broadcast frames
		1h	Select channel 1 to receive broadcast frames
		2h	Select channel 2 to receive broadcast frames
		3h	Select channel 3 to receive broadcast frames
		4h	Select channel 4 to receive broadcast frames
		5h	Select channel 5 to receive broadcast frames
		6h	Select channel 6 to receive broadcast frames
		7h	Select channel 7 to receive broadcast frames
7-6	Reserved	0	Reserved
5	RXMULTEN	0	RX multicast enable. Enable received hash matching multicast frames to be copied to the channel selected by RXMULTCH bits.
		1	Multicast frames are filtered.
			Multicast frames are copied to the channel selected by RXMULTCH bits.
4-3	Reserved	0	Reserved

**Table 29-60. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)  
Field Descriptions (continued)**

Bit	Field	Value	Description
2-0	RXMULTCH	0-7h	Receive multicast channel select
		0	Select channel 0 to receive multicast frames
		1h	Select channel 1 to receive multicast frames
		2h	Select channel 2 to receive multicast frames
		3h	Select channel 3 to receive multicast frames
		4h	Select channel 4 to receive multicast frames
		5h	Select channel 5 to receive multicast frames
		6h	Select channel 6 to receive multicast frames
		7h	Select channel 7 to receive multicast frames

### 29.5.22 Receive Unicast Enable Set Register (RXUNICASTSET)

The receive unicast enable set register (RXUNICASTSET) is shown in [Figure 29-60](#) and described in [Table 29-61](#).

**Figure 29-60. Receive Unicast Enable Set Register (RXUNICASTSET)**

31	Reserved								16
	R-0								
15	Reserved								8
	R-0								
7	6	5	4	3	2	1	0		
RXCH7EN	RXCH6EN	RXCH5EN	RXCH4EN	RXCH3EN	RXCH2EN	RXCH1EN	RXCH0EN		
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0		

LEGEND: R/W = Read/Write; R = Read only; W1S = Write 1 to set (writing a 0 has no effect); -n = value after reset

**Table 29-61. Receive Unicast Enable Set Register (RXUNICASTSET) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	RXCH7EN	0-1	Receive channel 7 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
6	RXCH6EN	0-1	Receive channel 6 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
5	RXCH5EN	0-1	Receive channel 5 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
4	RXCH4EN	0-1	Receive channel 4 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
3	RXCH3EN	0-1	Receive channel 3 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
2	RXCH2EN	0-1	Receive channel 2 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
1	RXCH1EN	0-1	Receive channel 1 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.
0	RXCH0EN	0-1	Receive channel 0 unicast enable set bit. Write 1 to set the enable, a write of 0 has no effect. May be read.

### 29.5.23 Receive Unicast Clear Register (RXUNICASTCLEAR)

The receive unicast clear register (RXUNICASTCLEAR) is shown in [Figure 29-61](#) and described in [Table 29-62](#).

**Figure 29-61. Receive Unicast Clear Register (RXUNICASTCLEAR)**

31									16							
	Reserved															
	R-0															
15									8							
	Reserved															
	R-0															
7	6	5	4	3	2	1	0									
RXCH7EN	RXCH6EN	RXCH5EN	RXCH4EN	RXCH3EN	RXCH2EN	RXCH1EN	RXCH0EN									
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0									

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear (writing a 0 has no effect); -n = value after reset

**Table 29-62. Receive Unicast Clear Register (RXUNICASTCLEAR) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	RXCH7EN	0-1	Receive channel 7 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
6	RXCH6EN	0-1	Receive channel 6 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
5	RXCH5EN	0-1	Receive channel 5 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
4	RXCH4EN	0-1	Receive channel 4 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
3	RXCH3EN	0-1	Receive channel 3 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
2	RXCH2EN	0-1	Receive channel 2 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
1	RXCH1EN	0-1	Receive channel 1 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.
0	RXCH0EN	0-1	Receive channel 0 unicast enable clear bit. Write 1 to clear the enable, a write of 0 has no effect.

### 29.5.24 Receive Maximum Length Register (RXMAXLEN)

The receive maximum length register (RXMAXLEN) is shown in [Figure 29-62](#) and described in [Table 29-63](#).

**Figure 29-62. Receive Maximum Length Register (RXMAXLEN)**

31									16							
	Reserved															
	R-0															
15									0							
	RXMAXLEN															
	R/W-5EEh															

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-63. Receive Maximum Length Register (RXMAXLEN) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	RXMAXLEN	0-FFFFh	Receive maximum frame length. These bits determine the maximum length of a received frame. The reset value is 5EEh (1518). Frames with byte counts greater than RXMAXLEN are long frames. Long frames with no errors are oversized frames. Long frames with CRC, code, or alignment error are jabber frames.

### 29.5.25 Receive Buffer Offset Register (RXBUFFEROFFSET)

The receive buffer offset register (RXBUFFEROFFSET) is shown in [Figure 29-63](#) and described in [Table 29-64](#).

**Figure 29-63. Receive Buffer Offset Register (RXBUFFEROFFSET)**

31	Reserved	16
	R-0	
15	RXBUFFEROFFSET	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-64. Receive Buffer Offset Register (RXBUFFEROFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	RXBUFFEROFFSET	0xFFFFh	Receive buffer offset value. These bits are written by the EMAC into each frame SOP buffer descriptor Buffer Offset field. The frame data begins after the RXBUFFEROFFSET value of bytes. A value of 0 indicates that there are no unused bytes at the beginning of the data, and that valid data begins on the first byte of the buffer. A value of Fh (15) indicates that the first 15 bytes of the buffer are to be ignored by the EMAC and that valid buffer data starts on byte 16 of the buffer. This value is used for all channels.

### 29.5.26 Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH)

The receive filter low priority frame threshold register (RXFILTERLOWTHRESH) is shown in [Figure 29-64](#) and described in [Table 29-65](#).

**Figure 29-64. Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH)**

31	Reserved	16
	R-0	
15	Reserved	0
	R-0	
8	7	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-65. Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	RXFILTERTHRESH	0-FFh	Receive filter low threshold. These bits contain the free buffer count threshold value for filtering low priority incoming frames. This field should remain 0, if no filtering is desired.

### 29.5.27 Receive Channel Flow Control Threshold Registers (RX0FLOWTHRESH-RX7FLOWTHRESH)

The receive channel 0-7 flow control threshold register (RX $n$ FLOWTHRESH) is shown in [Figure 29-65](#) and described in [Table 29-66](#).

**Figure 29-65. Receive Channel  $n$  Flow Control Threshold Register (RX $n$ FLOWTHRESH)**

31			16
	Reserved		
15	8	7	0
	RX $n$ FLOWTHRESH		

R-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-66. Receive Channel  $n$  Flow Control Threshold Register (RX $n$ FLOWTHRESH) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	RX $n$ FLOWTHRESH	0-FFh	Receive flow threshold. These bits contain the threshold value for issuing flow control on incoming frames for channel $n$ (when enabled).

### 29.5.28 Receive Channel Free Buffer Count Registers (RX0FREEBUFFER-RX7FREEBUFFER)

The receive channel 0-7 free buffer count register (RX $n$ FREEBUFFER) is shown in [Figure 29-66](#) and described in [Table 29-67](#).

**Figure 29-66. Receive Channel  $n$  Free Buffer Count Register (RX $n$ FREEBUFFER)**

31			16
	Reserved		
15	WI-0	R-0	0
	RX $n$ FREEBUF		

LEGEND: R = Read only; WI = Write to increment; -n = value after reset

**Table 29-67. Receive Channel  $n$  Free Buffer Count Register (RX $n$ FREEBUFFER) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	RX $n$ FREEBUF	0-FFh	Receive free buffer count. These bits contain the count of free buffers available. The RXFILTERTHRESH value is compared with this field to determine if low priority frames should be filtered. The RX $n$ FLOWTHRESH value is compared with this field to determine if receive flow control should be issued against incoming packets (if enabled). This is a write-to-increment field. This field rolls over to 0 on overflow.  If hardware flow control or QOS is used, the host must initialize this field to the number of available buffers (one register per channel). The EMAC decrements the associated channel register for each received frame by the number of buffers in the received frame. The host must write this field with the number of buffers that have been freed due to host processing.

### 29.5.29 MAC Control Register (MACCONTROL)

The MAC control register (MACCONTROL) is shown in [Figure 29-67](#) and described in [Table 29-68](#).

**Figure 29-67. MAC Control Register (MACCONTROL)**

31	Reserved								16
R-0									
15	14	13	12	11	10	9	8		
RMIISPEED	RXOFFLENBLOCK	RXOWNERSHIP	Rsvd	CMDIDLE	TXSHORTGAPEN	TXPTYPE	Reserved		
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0			
7	6	5	4	3	2	1	0		
Reserved	TXPACE	GMIEN	TXFLOWEN	RXBUFFERFLOWEN	Reserved	LOOPBACK	FULLDUPLEX		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-68. MAC Control Register (MACCONTROL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15	RMIISPEED	0	RMII interface transmit and receive speed select. Operate RMII interface in 10 Mbps speed mode.
		1	Operate RMII interface in 100 Mbps speed mode.
14	RXOFFLENBLOCK	0	Receive offset / length word write block. Do not block the DMA writes to the receive buffer descriptor offset / buffer length word.
		1	Block all EMAC DMA controller writes to the receive buffer descriptor offset / buffer length words during packet processing. When this bit is set, the EMAC will never write the third word to any receive buffer descriptor.
13	RXOWNERSHIP	0	Receive ownership write bit value. The EMAC writes the Receive ownership bit to 0 at the end of packet processing.
		1	The EMAC writes the Receive ownership bit to 1 at the end of packet processing. If you do not use the ownership mechanism, you can set this mode to preclude the necessity of software having to set this bit each time the buffer descriptor is used.
12	Reserved	0	Reserved
11	CMDIDLE	0	Command Idle bit Idle is not commanded.
		1	Idle is commanded (read IDLE in the MACSTATUS register).
10	TXSHORTGAPEN	0	Transmit Short Gap Enable Transmit with a short IPG is disabled. Normal 96-bit time IPG is inserted between packets.
		1	Transmit with a short IPG is enabled. Shorter 88-bit time IPG is inserted between packets.
9	TXPTYPE	0	Transmit queue priority type The queue uses a round-robin scheme to select the next channel for transmission.
		1	The queue uses a fixed-priority (channel 7 highest priority) scheme to select the next channel for transmission.
8-7	Reserved	0	Reserved
6	TXPACE	0	Transmit pacing enable bit Transmit pacing is disabled.
		1	Transmit pacing is enabled.
5	GMIEN	0	GMII enable bit GMII RX and TX are held in reset.
		1	GMII RX and TX are enabled for receive and transmit.

**Table 29-68. MAC Control Register (MACCONTROL) Field Descriptions (continued)**

Bit	Field	Value	Description
4	TXFLOWEN	0	Transmit flow control enable bit. This bit determines if incoming pause frames are acted upon in full-duplex mode. Incoming pause frames are not acted upon in half-duplex mode, regardless of this bit setting. The RXMBPENABLE bits determine whether or not received pause frames are transferred to memory.
			Transmit flow control is disabled. Full-duplex mode: incoming pause frames are not acted upon.
		1	Transmit flow control is enabled. Full-duplex mode: incoming pause frames are acted upon.
3	RXBUFFERFLOWEN	0	Receive buffer flow control enable bit
			Receive flow control is disabled. Half-duplex mode: no flow control generated collisions are sent. Full-duplex mode: no outgoing pause frames are sent.
		1	Receive flow control is enabled. Half-duplex mode: collisions are initiated when receive buffer flow control is triggered. Full-duplex mode: outgoing pause frames are sent when receive flow control is triggered.
2	Reserved	0	Reserved
1	LOOPBACK	0	Loopback mode. The loopback mode forces internal full-duplex mode regardless of the FULLDUPLEX bit. The loopback bit should be changed only when GMIIEN bit is deasserted.
			Loopback mode is disabled.
		1	Loopback mode is enabled.
0	FULLDUPLEX	0	Full duplex mode.
			Half-duplex mode is enabled.
		1	Full-duplex mode is enabled.

### 29.5.30 MAC Status Register (MACSTATUS)

The MAC status register (MACSTATUS) is shown in [Figure 29-68](#) and described in [Table 29-69](#).

**Figure 29-68. MAC Status Register (MACSTATUS)**

31	30	24	23	20	19	18	16
IDLE	Reserved		TXERRCODE	Rsvd		TXERRCH	
R-0	R-0		R-0	R-0	R-0	R-0	
15		12	11	10		8	
	RXERRCODE		Reserved		RXERRCH		
	R-0		R-0		R-0	R-0	
7			3	2	1	0	
	Reserved			RXQOSACT	RXFLOWACT	TXFLOWACT	
	R-0			R-0	R-0	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 29-69. MAC Status Register (MACSTATUS) Field Descriptions**

Bit	Field	Value	Description
31	IDLE	0	EMAC idle bit. This bit is cleared to 0 at reset; one clock after reset, it goes to 1.
		1	The EMAC is not idle.
30-24	Reserved	0	Reserved
23-20	TXERRCODE	0-Fh	Transmit host error code. These bits indicate that EMAC detected transmit DMA related host errors. The host should read this field after a host error interrupt (HOSTPEND) to determine the error. Host error interrupts require hardware reset in order to recover. A 0 packet length is an error, but it is not detected.
		0	No error
		1h	SOP error; the buffer is the first buffer in a packet, but the SOP bit is not set in software.
		2h	Ownership bit not set in SOP buffer
		3h	Zero next buffer descriptor pointer without EOP
		4h	Zero buffer pointer
		5h	Zero buffer length
		6h	Packet length error (sum of buffers is less than packet length)
		7h-Fh	Reserved
19	Reserved	0	Reserved
18-16	TXERRCH	0-7h	Transmit host error channel. These bits indicate which transmit channel the host error occurred on. This field is cleared to 0 on a host read.
		0	The host error occurred on transmit channel 0
		1h	The host error occurred on transmit channel 1
		2h	The host error occurred on transmit channel 2
		3h	The host error occurred on transmit channel 3
		4h	The host error occurred on transmit channel 4
		5h	The host error occurred on transmit channel 5
		6h	The host error occurred on transmit channel 6
		7h	The host error occurred on transmit channel 7

**Table 29-69. MAC Status Register (MACSTATUS) Field Descriptions (continued)**

Bit	Field	Value	Description
15-12	RXERRCODE	0-Fh	Receive host error code. These bits indicate that EMAC detected receive DMA related host errors. The host should read this field after a host error interrupt (HOSTPEND) to determine the error. Host error interrupts require hardware reset in order to recover.
		0	No error
		1h	Reserved
		2h	Ownership bit not set in SOP buffer
		3h	Reserved
		4h	Zero buffer pointer
		5h-Fh	Reserved
11	Reserved	0	Reserved
10-8	RXERRCH	0-7h	Receive host error channel. These bits indicate which receive channel the host error occurred on. This field is cleared to 0 on a host read.
		0	The host error occurred on receive channel 0
		1h	The host error occurred on receive channel 1
		2h	The host error occurred on receive channel 2
		3h	The host error occurred on receive channel 3
		4h	The host error occurred on receive channel 4
		5h	The host error occurred on receive channel 5
		6h	The host error occurred on receive channel 6
		7h	The host error occurred on receive channel 7
7-3	Reserved	0	Reserved
2	RXQOSACT		Receive Quality of Service (QOS) active bit. When asserted, indicates that receive quality of service is enabled and that at least one channel freebuffer count (RXnFREEBUFFER) is less than or equal to the RXnFILTERLOWTHRESH value.
		0	Receive quality of service is disabled.
		1	Receive quality of service is enabled.
1	RXFLOWACT		Receive flow control active bit. When asserted, at least one channel freebuffer count (RXnFREEBUFFER) is less than or equal to the channel's corresponding RXnFILTERTHRESH value.
		0	Receive flow control is inactive.
		1	Receive flow control is active.
0	TXFLOWACT		Transmit flow control active bit. When asserted, this bit indicates that the pause time period is being observed for a received pause frame. No new transmissions will begin while this bit is asserted, except for the transmission of pause frames. Any transmission in progress when this bit is asserted will complete.
		0	Transmit flow control is inactive.
		1	Transmit flow control is active.

### 29.5.31 Emulation Control Register (EMCONTROL)

The emulation control register (EMCONTROL) is shown in [Figure 29-69](#) and described in [Table 29-70](#).

**Figure 29-69. Emulation Control Register (EMCONTROL)**

31	Reserved			16
R-0				
15	Reserved			2 1 0
	R-0			R/W-0 R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-70. Emulation Control Register (EMCONTROL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	SOFT	0	Emulation soft bit. This bit is used in conjunction with FREE bit to determine the emulation suspend mode. This bit has no effect if FREE = 1.
		1	Soft mode is disabled. EMAC stops immediately during emulation halt.
0	FREE	0	Soft mode is enabled. During emulation halt, EMAC stops after completion of current operation.
		1	Emulation free bit. This bit is used in conjunction with SOFT bit to determine the emulation suspend mode.
		0	Free-running mode is disabled. During emulation halt, SOFT bit determines operation of EMAC.
		1	Free-running mode is enabled. During emulation halt, EMAC continues to operate.

### 29.5.32 FIFO Control Register (FIFOCONTROL)

The FIFO control register (FIFOCONTROL) is shown in [Figure 29-70](#) and described in [Table 29-71](#).

**Figure 29-70. FIFO Control Register (FIFOCONTROL)**

31	Reserved			16
R-0				
15	Reserved			2 1 0
	R-0			R/W-2h TXCELLTHRESH

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-71. FIFO Control Register (FIFOCONTROL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1-0	TXCELLTHRESH	0-3h	Transmit FIFO cell threshold. Indicates the number of 64-byte packet cells required to be in the transmit FIFO before the packet transfer is initiated. Packets with fewer cells will be initiated when the complete packet is contained in the FIFO. The default value is 2, but 3 is also valid. 0 and 1 are not valid values.
		0-1h	Not a valid value.
		2h	Two 64-byte packet cells required to be in the transmit FIFO.
		3h	Three 64-byte packet cells required to be in the transmit FIFO.

### 29.5.33 MAC Configuration Register (MACCONFIG)

The MAC configuration register (MACCONFIG) is shown in [Figure 29-71](#) and described in [Table 29-72](#).

**Figure 29-71. MAC Configuration Register (MACCONFIG)**

31	24	23	16
TXCELLDEPTH			RXCELLDEPTH
R-3h			R-3h
15	8	7	0
ADDRESSTYPE			MACCFG
R-2h			R-2h

LEGEND: R = Read only; -n = value after reset

**Table 29-72. MAC Configuration Register (MACCONFIG) Field Descriptions**

Bit	Field	Value	Description
31-24	TXCELLDEPTH	3h	Transmit cell depth. These bits indicate the number of cells in the transmit FIFO.
23-16	RXCELLDEPTH	3h	Receive cell depth. These bits indicate the number of cells in the receive FIFO.
15-8	ADDRESSTYPE	2h	Address type
7-0	MACCFG	2h	MAC configuration value

### 29.5.34 Soft Reset Register (SOFTRESET)

The soft reset register (SOFTRESET) is shown in [Figure 29-72](#) and described in [Table 29-73](#).

**Figure 29-72. Soft Reset Register (SOFTRESET)**

31	16
Reserved	
	R-0
15	1 0
Reserved	SOFTRESET
	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 29-73. Soft Reset Register (SOFTRESET) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	SOFTRESET	0	Software reset. Writing a 1 to this bit causes the EMAC logic to be reset. Software reset occurs when the receive and transmit DMA controllers are in an idle state to avoid locking up the Configuration bus. After writing a 1 to this bit, it may be polled to determine if the reset has occurred. If a 1 is read, the reset has not yet occurred. If a 0 is read, then a reset has occurred.
		1	A software reset has not occurred.
		1	A software reset has occurred.

### 29.5.35 MAC Source Address Low Bytes Register (MACSRCADDRLO)

The MAC source address low bytes register (MACSRCADDRLO) is shown in [Figure 29-73](#) and described in [Table 29-74](#).

**Figure 29-73. MAC Source Address Low Bytes Register (MACSRCADDRLO)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 29-74. MAC Source Address Low Bytes Register (MACSRCADDRLO) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-8	MACSRCADDR0	0-FFh	MAC source address lower 8-0 bits (byte 0)
7-0	MACSRCADDR1	0-FFh	MAC source address bits 15-8 (byte 1)

### 29.5.36 MAC Source Address High Bytes Register (MACSRCADDRHI)

The MAC source address high bytes register (MACSRCADDRHI) is shown in [Figure 29-74](#) and described in [Table 29-75](#).

**Figure 29-74. MAC Source Address High Bytes Register (MACSRCADDRHI)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-75. MAC Source Address High Bytes Register (MACSRCADDRHI) Field Descriptions**

Bit	Field	Value	Description
31-24	MACSRCADDR2	0-FFh	MAC source address bits 23-16 (byte 2)
23-16	MACSRCADDR3	0-FFh	MAC source address bits 31-24 (byte 3)
15-8	MACSRCADDR4	0-FFh	MAC source address bits 39-32 (byte 4)
7-0	MACSRCADDR5	0-FFh	MAC source address bits 47-40 (byte 5)

### 29.5.37 MAC Hash Address Register 1 (MACHASH1)

The MAC hash registers allow group addressed frames to be accepted on the basis of a hash function of the address. The hash function creates a 6-bit data value (Hash\_fun) from the 48-bit destination address (DA) as follows:

```

Hash_fun(0)=DA(0) XOR DA(6) XOR DA(12) XOR DA(18) XOR DA(24) XOR DA(30) XOR DA(36) XOR DA(42);

Hash_fun(1)=DA(1) XOR DA(7) XOR DA(13) XOR DA(19) XOR DA(25) XOR DA(31) XOR DA(37) XOR DA(43);

Hash_fun(2)=DA(2) XOR DA(8) XOR DA(14) XOR DA(20) XOR DA(26) XOR DA(32) XOR DA(38) XOR DA(44);

Hash_fun(3)=DA(3) XOR DA(9) XOR DA(15) XOR DA(21) XOR DA(27) XOR DA(33) XOR DA(39) XOR DA(45);

Hash_fun(4)=DA(4) XOR DA(10) XOR DA(16) XOR DA(22) XOR DA(28) XOR DA(34) XOR DA(40) XOR DA(46);


Hash_fun(5)=DA(5) XOR DA(11) XOR DA(17) XOR DA(23) XOR DA(29) XOR DA(35) XOR DA(41) XOR DA(47);

```

This function is used as an offset into a 64-bit hash table stored in MACHASH1 and MACHASH2 that indicates whether a particular address should be accepted or not.

The MAC hash address register 1 (MACHASH1) is shown in [Figure 29-75](#) and described in [Table 29-76](#).

**Figure 29-75. MAC Hash Address Register 1 (MACHASH1)**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 29-76. MAC Hash Address Register 1 (MACHASH1) Field Descriptions**

Bit	Field	Value	Description
31-0	MACHASH1	0xFFFF FFFFh	Least-significant 32 bits of the hash table corresponding to hash values 0 to 31. If a hash table bit is set, then a group address that hashes to that bit index is accepted.

### 29.5.38 MAC Hash Address Register 2 (MACHASH2)

The MAC hash address register 2 (MACHASH2) is shown in [Figure 29-76](#) and described in [Table 29-77](#).

**Figure 29-76. MAC Hash Address Register 2 (MACHASH2)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 29-77. MAC Hash Address Register 2 (MACHASH2) Field Descriptions**

Bit	Field	Value	Description
31-0	MACHASH2	0xFFFF FFFFh	Most-significant 32 bits of the hash table corresponding to hash values 32 to 63. If a hash table bit is set, then a group address that hashes to that bit index is accepted.

### 29.5.39 Back Off Test Register (BOFFTEST)

The back off test register (BOFFTEST) is shown in [Figure 29-77](#) and described in [Table 29-78](#).

**Figure 29-77. Back Off Random Number Generator Test Register (BOFFTEST)**

31	26	25	16
Reserved	RNDNUM		
R-0	R-0		
15	12	11	10 9 0
COLLCOUNT	Reserved	TXBACKOFF	
R-0	R-0	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 29-78. Back Off Test Register (BOFFTEST) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Reserved
25-16	RNDNUM	0-3FFh	Backoff random number generator. This field allows the Backoff Random Number Generator to be read. Reading this field returns the generator's current value. The value is reset to 0 and begins counting on the clock after the deassertion of reset.
15-12	COLLCOUNT	0-Fh	Collision count. These bits indicate the number of collisions the current frame has experienced.
11-10	Reserved	0	Reserved
9-0	TXBACKOFF	0-3FFh	Backoff count. This field allows the current value of the backoff counter to be observed for test purposes. This field is loaded automatically according to the backoff algorithm, and is decremented by one for each slot time after the collision.

### 29.5.40 Transmit Pacing Algorithm Test Register (TPACETEST)

The transmit pacing algorithm test register (TPACETEST) is shown in [Figure 29-78](#) and described in [Table 29-79](#).

**Figure 29-78. Transmit Pacing Algorithm Test Register (TPACETEST)**

31	16
Reserved	
R-0	
15	5 4 0
Reserved	PACEVAL
R-0	R-0

LEGEND: R = Read only; -n = value after reset


**Table 29-79. Transmit Pacing Algorithm Test Register (TPACETEST) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reserved
4-0	PACEVAL	0-1Fh	Pacing register current value. A nonzero value in this field indicates that transmit pacing is active. A transmit frame collision or deferral causes PACEVAL to be loaded with 1Fh (31); good frame transmissions (with no collisions or deferrals) cause PACEVAL to be decremented down to 0. When PACEVAL is nonzero, the transmitter delays four Inter Packet Gaps between new frame transmissions after each successfully transmitted frame that had no deferrals or collisions. If a transmit frame is deferred or suffers a collision, the IPG time is not stretched to four times the normal value. Transmit pacing helps reduce capture effects, which improves overall network bandwidth.

### 29.5.41 Receive Pause Timer Register (RXPAUSE)

The receive pause timer register (RXPAUSE) is shown in [Figure 29-79](#) and described in [Table 29-80](#).

**Figure 29-79. Receive Pause Timer Register (RXPAUSE)**



LEGEND: R = Read only; -n = value after reset


**Table 29-80. Receive Pause Timer Register (RXPAUSE) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	PAUSETIMER	0-FFh	Receive pause timer value. These bits allow the contents of the receive pause timer to be observed. The receive pause timer is loaded with FF00h when the EMAC sends an outgoing pause frame (with pause time of FFFFh). The receive pause timer is decremented at slot time intervals. If the receive pause timer decrements to 0, then another outgoing pause frame is sent and the load/decrement process is repeated.

### 29.5.42 Transmit Pause Timer Register (TXPAUSE)

The transmit pause timer register (TXPAUSE) is shown in [Figure 29-80](#) and described in [Table 29-81](#).

**Figure 29-80. Transmit Pause Timer Register (TXPAUSE)**



LEGEND: R = Read only; -n = value after reset

**Table 29-81. Transmit Pause Timer Register (TXPAUSE) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	PAUSETIMER	0-FFh	Transmit pause timer value. These bits allow the contents of the transmit pause timer to be observed. The transmit pause timer is loaded by a received (incoming) pause frame, and then decremented at slot time intervals down to 0, at which time EMAC transmit frames are again enabled.

### 29.5.43 MAC Address Low Bytes Register (MACADDRLO)

The MAC address low bytes register used in receive address matching (MACADDRLO), is shown in Figure 29-81 and described in Table 29-82.

**Figure 29-81. MAC Address Low Bytes Register (MACADDRLO)**

31	Reserved	21	20	19	18	16
	R-0		R/W-x	R/W-x	R/W-x	
15		8	7			0
	MACADDR0			MACADDR1		
	R/W-x			R/W-x		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = value is indeterminate after reset

**Table 29-82. MAC Address Low Bytes Register (MACADDRLO) Field Descriptions**

Bit	Field	Value	Description
31-21	Reserved	0	Reserved
20	VALID	0	Address valid bit. This bit should be cleared to zero for unused address channels
		1	Address is not valid and will not be used for matching or filtering incoming packets
		1	Address is valid and will be used for matching or filtering incoming packets
19	MATCHFILT	0	Match or filter bit
		0	The address will be used (if the VALID bit is set) to filter incoming packet addresses
		1	The address will be used (if the VALID bit is set) to match incoming packet addresses
18-16	CHANNEL	0-7h	Channel select. Determines which receive channel a valid address match will be transferred to. The channel is a don't care if MATCHFILT is cleared to 0.
15-8	MACADDR0	0-FFh	MAC address lower 8-0 bits (byte 0)
7-0	MACADDR1	0-FFh	MAC address bits 15-8 (byte 1)

### 29.5.44 MAC Address High Bytes Register (MACADDRHI)

The MAC address high bytes register used in receive address matching (MACADDRHI) is shown in [Figure 29-82](#) and described in [Table 29-83](#).

**Figure 29-82. MAC Address High Bytes Register (MACADDRHI)**

31	24	23	16
	MACADDR2		MACADDR3
	R/W-x		R/W-x
15	8	7	0
	MACADDR4		MACADDR5
	R/W-x		R/W-x

LEGEND: R/W = Read/Write; -x = value is indeterminate after reset

**Table 29-83. MAC Address High Bytes Register (MACADDRHI) Field Descriptions**

Bit	Field	Value	Description
31-24	MACADDR2	0-FFh	MAC source address bits 23-16 (byte 2)
23-16	MACADDR3	0-FFh	MAC source address bits 31-24 (byte 3)
15-8	MACADDR4	0-FFh	MAC source address bits 39-32 (byte 4)
7-0	MACADDR5	0-FFh	MAC source address bits 47-40 (byte 5). Bit 40 is the group bit. It is forced to 0 and read as 0. Therefore, only unicast addresses are represented in the address table.

### 29.5.45 MAC Index Register (MACINDEX)

The MAC index register (MACINDEX) is shown in [Figure 29-83](#) and described in [Table 29-84](#).

**Figure 29-83. MAC Index Register (MACINDEX)**

31	16
Reserved	
	R-0
15	3      2      0
	MACINDEX
	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 29-84. MAC Index Register (MACINDEX) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2-0	MACINDEX	0-7h	MAC address index. All eight addresses share the upper 40 bits. Only the lower byte is unique for each address. An address is written by first writing the address number (channel) into the MACINDEX register. The upper 32 bits of the address are then written to the MACADDRHI register, which is followed by writing the lower 16 bits of the address to the MACADDRLO register. Since all eight addresses share the upper 40 bits of the address, the MACADDRHI register only needs to be written the first time.

### 29.5.46 Transmit Channel DMA Head Descriptor Pointer Registers (TX0HDP-TX7HDP)

The transmit channel 0-7 DMA head descriptor pointer register (TX $n$ HDP) is shown in [Figure 29-84](#) and described in [Table 29-85](#).

**Figure 29-84. Transmit Channel  $n$  DMA Head Descriptor Pointer Register (TX $n$ HDP)**

31	TX $n$ HDP	0
	R/W-x	

LEGEND: R/W = Read/Write; - $n$  = value after reset; -x = value is indeterminate after reset

**Table 29-85. Transmit Channel  $n$  DMA Head Descriptor Pointer Register (TX $n$ HDP)  
Field Descriptions**

Bit	Field	Value	Description
31-0	TX $n$ HDP	0xFFFF FFFFh	Transmit channel $n$ DMA Head Descriptor pointer. Writing a transmit DMA buffer descriptor address to a head pointer location initiates transmit DMA operations in the queue for the selected channel. Writing to these locations when they are nonzero is an error (except at reset). Host software must initialize these locations to 0 on reset.

### 29.5.47 Receive Channel DMA Head Descriptor Pointer Registers (RX0HDP-RX7HDP)

The receive channel 0-7 DMA head descriptor pointer register (RX $n$ HDP) is shown in [Figure 29-85](#) and described in [Table 29-86](#).

**Figure 29-85. Receive Channel  $n$  DMA Head Descriptor Pointer Register (RX $n$ HDP)**

31	RX $n$ HDP	0
	R/W-x	

LEGEND: R/W = Read/Write; - $n$  = value after reset; -x = value is indeterminate after reset


**Table 29-86. Receive Channel  $n$  DMA Head Descriptor Pointer Register (RX $n$ HDP)  
Field Descriptions**

Bit	Field	Value	Description
31-0	RX $n$ HDP	0xFFFF FFFFh	Receive channel $n$ DMA Head Descriptor pointer. Writing a receive DMA buffer descriptor address to this location allows receive DMA operations in the selected channel when a channel frame is received. Writing to these locations when they are nonzero is an error (except at reset). Host software must initialize these locations to 0 on reset.

### 29.5.48 Transmit Channel Completion Pointer Registers (TX0CP-TX7CP)

The transmit channel 0-7 completion pointer register (TX $n$ CP) is shown in [Figure 29-86](#) and described in [Table 29-87](#).

**Figure 29-86. Transmit Channel  $n$  Completion Pointer Register (TX $n$ CP)**



LEGEND: R/W = Read/Write; - $n$  = value after reset; -x = value is indeterminate after reset


**Table 29-87. Transmit Channel  $n$  Completion Pointer Register (TX $n$ CP) Field Descriptions**

Bit	Field	Value	Description
31-0	TX $n$ CP	0xFFFF FFFFh	Transmit channel $n$ completion pointer register is written by the host with the buffer descriptor address for the last buffer processed by the host during interrupt processing. The EMAC uses the value written to determine if the interrupt should be deasserted.

### 29.5.49 Receive Channel Completion Pointer Registers (RX0CP-RX7CP)

The receive channel 0-7 completion pointer register (RX $n$ CP) is shown in [Figure 29-87](#) and described in [Table 29-88](#).

**Figure 29-87. Receive Channel  $n$  Completion Pointer Register (RX $n$ CP)**



LEGEND: R/W = Read/Write; - $n$  = value after reset; -x = value is indeterminate after reset

**Table 29-88. Receive Channel  $n$  Completion Pointer Register (RX $n$ CP) Field Descriptions**

Bit	Field	Value	Description
31-0	RX $n$ CP	0xFFFF FFFFh	Receive channel $n$ completion pointer register is written by the host with the buffer descriptor address for the last buffer processed by the host during interrupt processing. The EMAC uses the value written to determine if the interrupt should be deasserted.

## 29.5.50 Network Statistics Registers

The EMAC has a set of statistics that record events associated with frame traffic. The statistics values are cleared to zero 38 clocks after the rising edge of reset. When the GMIIEN bit in the MACCONTROL register is set, all statistics registers (see [Figure 29-88](#)) are write-to-decrement. The value written is subtracted from the register value with the result stored in the register. If a value greater than the statistics value is written, then zero is written to the register (writing FFFF FFFFh clears a statistics location). When the GMIIEN bit is cleared, all statistics registers are read/write (normal write direct, so writing 0000 0000h clears a statistics location). All write accesses must be 32-bit accesses.

The statistics interrupt (STATPEND) is issued, if enabled, when any statistics value is greater than or equal to 8000 0000h. The statistics interrupt is removed by writing to decrement any statistics value greater than 8000 0000h. The statistics are mapped into internal memory space and are 32-bits wide. All statistics rollover from FFFF FFFFh to 0000 0000h.

**Figure 29-88. Statistics Register**

31		0
	COUNT	
	R/WD-0	

LEGEND: R/W = Read/Write; WD = Write to decrement; -n = value after reset

### 29.5.50.1 Good Receive Frames Register (RXGOODFRAMES)

The total number of good frames received on the EMAC. A good frame is defined as having all of the following:

- Any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of length 64 to RXMAXLEN bytes inclusive
- Had no CRC error, alignment error, or code error

See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

### 29.5.50.2 Broadcast Receive Frames Register (RXBCASTFRAMES)

The total number of good broadcast frames received on the EMAC. A good broadcast frame is defined as having all of the following:

- Any data or MAC control frame that was destined for address FF-FF-FF-FF-FF-FFh only
- Was of length 64 to RXMAXLEN bytes inclusive
- Had no CRC error, alignment error, or code error

See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

### 29.5.50.3 Multicast Receive Frames Register (RXMCASTFRAMES)

The total number of good multicast frames received on the EMAC. A good multicast frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any multicast address other than FF-FF-FF-FF-FF-FFh
- Was of length 64 to RXMAXLEN bytes inclusive
- Had no CRC error, alignment error, or code error

See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

#### 29.5.50.4 Pause Receive Frames Register (RXPAUSEFRAMES)

The total number of IEEE 802.3X pause frames received by the EMAC (whether acted upon or not). A pause frame is defined as having all of the following:

- Contained any unicast, broadcast, or multicast address
- Contained the length/type field value 88.08h and the opcode 0001h
- Was of length 64 to RXMAXLEN bytes inclusive
- Had no CRC error, alignment error, or code error
- Pause-frames had been enabled on the EMAC (TXFLOWEN bit is set in MACCONTROL).

The EMAC could have been in either half-duplex or full-duplex mode. See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

#### 29.5.50.5 Receive CRC Errors Register (RXCRCERRORS)

The total number of frames received on the EMAC that experienced a CRC error. A frame with CRC errors is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of length 64 to RXMAXLEN bytes inclusive
- Had no alignment or code error
- Had a CRC error. A CRC error is defined as having all of the following:
  - A frame containing an even number of nibbles
  - Fails the frame check sequence test

See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

#### 29.5.50.6 Receive Alignment/Code Errors Register (RXALIGNCODEERRORS)

The total number of frames received on the EMAC that experienced an alignment error or code error. Such a frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of length 64 to RXMAXLEN bytes inclusive
- Had either an alignment error or a code error
  - An alignment error is defined as having all of the following:
    - A frame containing an odd number of nibbles
    - Fails the frame check sequence test, if the final nibble is ignored
  - A code error is defined as a frame that has been discarded because the EMACs MII\_RXER pin is driven with a one for at least one bit-time's duration at any point during the frame's reception.

Overruns have no effect on this statistic.

CRC alignment or code errors can be calculated by summing receive alignment errors, receive code errors, and receive CRC errors.

### 29.5.50.7 Receive Oversized Frames Register (RXOVERSIZED)

The total number of oversized frames received on the EMAC. An oversized frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was greater than RXMAXLEN in bytes
- Had no CRC error, alignment error, or code error

See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

### 29.5.50.8 Receive Jabber Frames Register (RXJABBER)

The total number of jabber frames received on the EMAC. A jabber frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was greater than RXMAXLEN bytes long
- Had a CRC error, alignment error, or code error

See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

### 29.5.50.9 Receive Undersized Frames Register (RXUNDERSIZED)

The total number of undersized frames received on the EMAC. An undersized frame is defined as having all of the following:

- Was any data frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was less than 64 bytes long
- Had no CRC error, alignment error, or code error

See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

### 29.5.50.10 Receive Frame Fragments Register (RXFRAGMENTS)

The total number of frame fragments received on the EMAC. A frame fragment is defined as having all of the following:

- Any data frame (address matching does not matter)
- Was less than 64 bytes long
- Had a CRC error, alignment error, or code error
- Was not the result of a collision caused by half duplex, collision based flow control

See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

### 29.5.50.11 Filtered Receive Frames Register (RXFILTERED)

The total number of frames received on the EMAC that the EMAC address matching process indicated should be discarded. Such a frame is defined as having all of the following:

- Was any data frame (not MAC control frame) destined for any unicast, broadcast, or multicast address
- Did not experience any CRC error, alignment error, code error
- The address matching process decided that the frame should be discarded (filtered) because it did not match the unicast, broadcast, or multicast address, and it did not match due to promiscuous mode.

To determine the number of receive frames discarded by the EMAC for any reason, sum the following statistics (promiscuous mode disabled):

- Receive fragments
- Receive undersized frames
- Receive CRC errors
- Receive alignment/code errors
- Receive jabbers
- Receive overruns
- Receive filtered frames

This may not be an exact count because the receive overruns statistic is independent of the other statistics, so if an overrun occurs at the same time as one of the other discard reasons, then the above sum double-counts that frame.

#### 29.5.50.12 Receive QOS Filtered Frames Register (RXQOSFILTERED)

The total number of frames received on the EMAC that were filtered due to receive quality of service (QOS) filtering. Such a frame is defined as having all of the following:

- Any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- The frame destination channel flow control threshold register (RX $n$ FLOWTHRESH) value was greater than or equal to the channel's corresponding free buffer register (RX $n$ FREEBUFFER) value
- Was of length 64 to RXMAXLEN
- RXQOSEN bit is set in RXMBPENABLE
- Had no CRC error, alignment error, or code error

See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

#### 29.5.50.13 Receive Octet Frames Register (RXOCTETS)

The total number of bytes in all good frames received on the EMAC. A good frame is defined as having all of the following:

- Any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of length 64 to RXMAXLEN bytes inclusive
- Had no CRC error, alignment error, or code error

See [Section 29.2.6.5](#) for definitions of alignment, code, and CRC errors. Overruns have no effect on this statistic.

#### 29.5.50.14 Good Transmit Frames Register (TXGOODFRAMES)

The total number of good frames transmitted on the EMAC. A good frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Was any length
- Had no late or excessive collisions, no carrier loss, and no underrun

### 29.5.50.15 Broadcast Transmit Frames Register (TXBCASTFRAMES)

The total number of good broadcast frames transmitted on the EMAC. A good broadcast frame is defined as having all of the following:

- Any data or MAC control frame destined for address FF-FF-FF-FF-FF-FFh only
- Was of any length
- Had no late or excessive collisions, no carrier loss, and no underrun

### 29.5.50.16 Multicast Transmit Frames Register (TXMCASTFRAMES)

The total number of good multicast frames transmitted on the EMAC. A good multicast frame is defined as having all of the following:

- Any data or MAC control frame destined for any multicast address other than FF-FF-FF-FF-FF-FFh
- Was of any length
- Had no late or excessive collisions, no carrier loss, and no underrun

### 29.5.50.17 Pause Transmit Frames Register (TXPAUSEFRAMES)

The total number of IEEE 802.3X pause frames transmitted by the EMAC. Pause frames cannot underrun or contain a CRC error because they are created in the transmitting MAC, so these error conditions have no effect on this statistic. Pause frames sent by software are not included in this count. Since pause frames are only transmitted in full-duplex mode, carrier loss and collisions have no effect on this statistic.

Transmitted pause frames are always 64-byte multicast frames so appear in the multicast transmit frames register and 64 octet frames register statistics.

### 29.5.50.18 Deferred Transmit Frames Register (TXDEFERRED)

The total number of frames transmitted on the EMAC that first experienced deferment. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- Had no carrier loss and no underrun
- Experienced no collisions before being successfully transmitted
- Found the medium busy when transmission was first attempted, so had to wait.

CRC errors have no effect on this statistic.

### 29.5.50.19 Transmit Collision Frames Register (TXCOLLISION)

The total number of times that the EMAC experienced a collision. Collisions occur under two circumstances:

- When a transmit data or MAC control frame has all of the following:
  - Was destined for any unicast, broadcast, or multicast address
  - Was any size
  - Had no carrier loss and no underrun
  - Experienced a collision. A jam sequence is sent for every non-late collision, so this statistic increments on each occasion if a frame experiences multiple collisions (and increments on late collisions).
- When the EMAC is in half-duplex mode, flow control is active, and a frame reception begins.

CRC errors have no effect on this statistic.

#### 29.5.50.20 Transmit Single Collision Frames Register (TXSINGLECOLL)

The total number of frames transmitted on the EMAC that experienced exactly one collision. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- Had no carrier loss and no underrun
- Experienced one collision before successful transmission. The collision was not late.

CRC errors have no effect on this statistic.

#### 29.5.50.21 Transmit Multiple Collision Frames Register (TXMULTICOLL)

The total number of frames transmitted on the EMAC that experienced multiple collisions. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- Had no carrier loss and no underrun
- Experienced 2 to 15 collisions before being successfully transmitted. None of the collisions were late.

CRC errors have no effect on this statistic.

#### 29.5.50.22 Transmit Excessive Collision Frames Register (TXEXCESSIVECOLL)

The total number of frames when transmission was abandoned due to excessive collisions. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- Had no carrier loss and no underrun
- Experienced 16 collisions before abandoning all attempts at transmitting the frame. None of the collisions were late.

CRC errors have no effect on this statistic.

#### 29.5.50.23 Transmit Late Collision Frames Register (TXLATECOLL)

The total number of frames when transmission was abandoned due to a late collision. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- Had no carrier loss and no underrun
- Experienced a collision later than 512 bit-times into the transmission. There may have been up to 15 previous (non-late) collisions that had previously required the transmission to be reattempted. The late collisions statistic dominates over the single, multiple, and excessive collisions statistics. If a late collision occurs, the frame is not counted in any of these other three statistics.

CRC errors, carrier loss, and underrun have no effect on this statistic.

#### 29.5.50.24 Transmit Underrun Error Register (TXUNDERRUN)

The number of frames sent by the EMAC that experienced FIFO underrun. Late collisions, CRC errors, carrier loss, and underrun have no effect on this statistic.

#### 29.5.50.25 Transmit Carrier Sense Errors Register (TXCARRIERSENSE)

The total number of frames on the EMAC that experienced carrier loss. Such a frame is defined as having all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address
- Was any size
- The carrier sense condition was lost or never asserted when transmitting the frame (the frame is not retransmitted)

CRC errors and underrun have no effect on this statistic.

#### 29.5.50.26 Transmit Octet Frames Register (TXOCTETS)

The total number of bytes in all good frames transmitted on the EMAC. A good frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Was any length
- Had no late or excessive collisions, no carrier loss, and no underrun

#### 29.5.50.27 Transmit and Receive 64 Octet Frames Register (FRAME64)

The total number of 64-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was exactly 64-bytes long. (If the frame was being transmitted and experienced carrier loss that resulted in a frame of this size being transmitted, then the frame is recorded in this statistic).

CRC errors, alignment/code errors, and overruns do not affect the recording of frames in this statistic.

#### 29.5.50.28 Transmit and Receive 65 to 127 Octet Frames Register (FRAME65T127)

The total number of 65-byte to 127-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was 65-bytes to 127-bytes long

CRC errors, alignment/code errors, underruns, and overruns do not affect the recording of frames in this statistic.

#### 29.5.50.29 Transmit and Receive 128 to 255 Octet Frames Register (FRAME128T255)

The total number of 128-byte to 255-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was 128-bytes to 255-bytes long

CRC errors, alignment/code errors, underruns, and overruns do not affect the recording of frames in this statistic.

### 29.5.50.30 Transmit and Receive 256 to 511 Octet Frames Register (FRAME256T511)

The total number of 256-byte to 511-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was 256-bytes to 511-bytes long

CRC errors, alignment/code errors, underruns, and overruns do not affect the recording of frames in this statistic.

### 29.5.50.31 Transmit and Receive 512 to 1023 Octet Frames Register (FRAME512T1023)

The total number of 512-byte to 1023-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was 512-bytes to 1023-bytes long

CRC errors, alignment/code errors, and overruns do not affect the recording of frames in this statistic.

### 29.5.50.32 Transmit and Receive 1024 to RXMAXLEN Octet Frames Register (FRAME1024TUP)

The total number of 1024-byte to RXMAXLEN-byte frames received and transmitted on the EMAC. Such a frame is defined as having all of the following:

- Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address
- Did not experience late collisions, excessive collisions, underrun, or carrier sense error
- Was 1024-bytes to RXMAXLEN-bytes long

CRC/alignment/code errors, underruns, and overruns do not affect frame recording in this statistic.

### 29.5.50.33 Network Octet Frames Register (NETOCTETS)

The total number of bytes of frame data received and transmitted on the EMAC. Each frame counted has all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address (address match does not matter)
- Was of any size (including less than 64-byte and greater than RXMAXLEN-byte frames)

Also counted in this statistic is:

- Every byte transmitted before a carrier-loss was experienced
- Every byte transmitted before each collision was experienced (multiple retries are counted each time)
- Every byte received if the EMAC is in half-duplex mode until a jam sequence was transmitted to initiate flow control. (The jam sequence is not counted to prevent double-counting).

Error conditions such as alignment errors, CRC errors, code errors, overruns, and underruns do not affect the recording of bytes in this statistic. The objective of this statistic is to give a reasonable indication of Ethernet utilization.

#### 29.5.50.34 Receive FIFO or DMA Start of Frame Overruns Register (RXSOFOVERRUNS)

The total number of frames received on the EMAC that had either a FIFO or DMA start of frame (SOF) overrun. An SOF overrun frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of any size (including less than 64-byte and greater than RXMAXLEN-byte frames)
- The EMAC was unable to receive it because it did not have the resources to receive it (cell FIFO full or no DMA buffer available at the start of the frame).

CRC errors, alignment errors, and code errors have no effect on this statistic.

#### 29.5.50.35 Receive FIFO or DMA Middle of Frame Overruns Register (RXMOFOVERRUNS)

The total number of frames received on the EMAC that had either a FIFO or DMA middle of frame (MOF) overrun. An MOF overrun frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of any size (including less than 64-byte and greater than RXMAXLEN-byte frames)
- The EMAC was unable to receive it because it did not have the resources to receive it (cell FIFO full or no DMA buffer available after the frame was successfully started - no SOF overrun).

CRC errors, alignment errors, and code errors have no effect on this statistic.

#### 29.5.50.36 Receive DMA Overruns Register (RXDMAOVERRUNS)

The total number of frames received on the EMAC that had either a DMA start of frame (SOF) overrun or a DMA middle of frame (MOF) overrun. A receive DMA overrun frame is defined as having all of the following:

- Was any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched due to promiscuous mode
- Was of any size (including less than 64-byte and greater than RXMAXLEN-byte frames)
- The EMAC was unable to receive it because it did not have the DMA buffer resources to receive it (zero head descriptor pointer at the start or during the middle of the frame reception).

CRC errors, alignment errors, and code errors have no effect on this statistic.

## ***Data Modification Module (DMM)***

This chapter describes the functionality of the Data Modification Module (DMM), which provides the capability to modify data in the entire 4 GB address space of the device from an external peripheral, with minimal interruption of the application.

Topic	Page
<b>30.1 Overview .....</b>	<b>1644</b>
<b>30.2 Module Operation .....</b>	<b>1645</b>
<b>30.3 Control Registers Summary .....</b>	<b>1650</b>

## 30.1 Overview


### 30.1.1 Features

- The DMM module has the following features:
- Acts as a bus master, thus enabling direct writes to the 4GB address space without CPU intervention
  - Writes to memory locations specified in the received packet (leverages packets defined by trace mode of the RAM trace port (RTP) module)
  - Writes received data to consecutive addresses, which are specified by the DMM module (leverages packets defined by direct data mode of RTP module)
  - Configurable port width (1, 2, 4, 8, 16 pins)
  - Up to 100 Mbit/s pin data rate
  - Unused pins configurable as GIO pins

### 30.1.2 Block Diagram

Figure 30-1 shows the block diagram for the DMM.

**Figure 30-1. DMM Block Diagram**



## 30.2 Module Operation

The DMM receives data over the DMM pins from external systems and writes the received data directly to the base address programmed in the module plus offset address given in the packet or into a buffer specified by start address and length. It leverages the protocol defined by the RAM Trace Port (RTP) module to have a common interface definition for external systems. It can also be used to connect an RTP and DMM module together for fast processor intercommunication.

The DMM module provides two modes of operation:

- **Trace Mode:** In this mode, the DMM writes the received data directly to an address which is calculated from the base address programmed into the destination register ([Section 30.3.12](#); [Section 30.3.14](#)) plus the offset address contained in the received packet. An interrupt can be generated when data is written the lowest address of a programmed region. This capability enables the sender to raise an interrupt at the receiver while sending specific information.
- **Direct Data Mode:** In this mode, the DMM writes the received data into an address range of the 4GB address space. The buffer start address ([Section 30.3.8](#)) and blocksize ([Section 30.3.9](#)) is programmable in the DMM module. When the buffer reaches its end address, the buffer pointer wraps around and points to the beginning of the buffer again. The EO\_BUFF flag ([Section 30.3.5](#)) will be set and if enabled, an interrupt will be generated to indicate a buffer-full condition. Another interrupt, can be configured to indicate different buffer fill levels. This can be accomplished by programming a certain fill level into the DMMINTPT register ([Section 30.3.11](#)). The PROG\_BUFF flag ([Section 30.3.5](#)) indicates that this level has been reached.

Data will be captured by the input buffer and moved to the appropriate bit field in the deserializer. When the deserializer is completely full, the data will be moved to the output buffer register. A two-level buffer is implemented to avoid overflow conditions if the internal bus is occupied by other transactions. In addition the DMMENA signal can be used to signal the external hardware that an overflow might occur if more data is sent. The automatic generation of the DMMENA signal can be configured by setting the ENAFUNC bit ([Section 30.3.16](#)). While the DMMENA signal is active, the DMM module will not receive any new data.

The DMM is a bus master and forwards the received data to the bus system. The write operation will be minimally intrusive to the program flow, because the CPU/DMA access will only be blocked if the CPU/DMA accesses the same resource as the DMM.

To prevent an external system from overwriting critical data in the memory while configured in Trace Mode, a memory protection mechanism is implemented via a programmable start address and block size of a region. A maximum of four destinations with two regions each are supported.

For proper operation, at least DMMCLK, DMMSYNC and DMMDATA[0] need to be programmed in functional mode ([Section 30.3.16](#)). If a large amount of data should be transmitted in a short time, more data pins should be used in functional mode. The module supports 1, 2, 4, 8, or 16-pin configurations.

The module can be configured to handle a free running clock provided on DMMCLK ([Section 30.3.1](#)). Clock pulses between two DMMSYNC pulses which exceed the number of valid clock pulses for a packet will be ignored.

### 30.2.1 Data Format

Below is a description of the packet and frame format.

#### 30.2.1.1 Clocking Scheme


The DMM supports both continuous and noncontinuous clocking. The clock received on DMMCLK in the continuous clocking scheme is a free-running clock. In noncontinuous clocking scheme, the clock will stop after each packet and will start with the reception of a DMMSYNC signal.

#### 30.2.1.2 Trace Mode Packet

[Figure 30-2](#) illustrates the trace mode packet format. One packet consists of 2 bits (DEST) denoting the destination in which the data is stored, 2 status bits (STAT), the 2-bit SIZE of the data, the 18-bit address of where the data should be written to, and a variable data field.

The DEST bits ([Table 30-1](#)) will be used to determine which destination register applies to the transmitted data and the received address determines if the packet falls into a valid region of the destination area. If the address is valid, the base address, programmed in one of the destination registers ([Section 30.3.12](#); [Section 30.3.14](#)) of this particular region will be applied to create the complete 32-bit address for the destination. The DMM module only takes action on a "11" setting of the STAT bits ([Table 30-2](#)). This signals that an overflow in the transmitting hardware module has occurred. If this is the case the SRC\_OVF flag ([Section 30.3.5](#)) will be set and the received data will be written to the address specified in the packet. The size information of the data transmitted in the packet is denoted in the SIZE bits ([Table 30-3](#)) of the packet. Depending on the SIZE information, the module expects to receive only this amount of data.

**Figure 30-2. Trace Mode Packet Format**



[Table 30-1](#) through [Table 30-3](#) illustrate the encoding of packet format in trace mode.

**Table 30-1. Encoding of Destination Bits in Trace Mode Packet Format**

DEST[1:0]	Destination
00	Dest 0
01	Dest 1
10	Dest 2
11	Dest 3

**Table 30-2. Encoding of Status Bits in Trace Mode Packet Format**

STAT[1:0]	Status
00	don't care
01	don't care
10	don't care
11	overflow


**Table 30-3. Encoding of Write Size in Packet Format**

SIZE[1:0]	Write Size
00	8 bit
01	16 bit
10	32 bit
11	64 bit

### 30.2.1.3 Direct Data Mode Packet

[Figure 30-3](#) illustrates the direct data mode packet format.

**Figure 30-3. Direct Data Mode Packet Format**



The packet consists only of data bits and no header information. It can be 8-, 16- or 32-bit wide. A variable packet width is not supported because the DMM module will check the number of incoming bits (DMMCLK cycles) for error detection. The DMM will write the received data to the destination once the programmed number of bits has been received.

If the programmed word width does not correspond to the received data, the following actions will be taken:

- If the received data is greater than the programmed width, only the configured number of bits are transferred into the RAM buffer, the additional bits are discarded.
- If the received number of bits is smaller than the programmed width, no data will be written to the buffer, because a new DMMSYNC signal has been received before the expected number of bits.

### 30.2.2 Data Port

The packet will be received in several subpackets, depending on the width of the external data bus (DMMDATA[y:0]) and the amount of data to be transmitted. [Table 30-4](#) illustrates the number of clock cycles required for a complete packet.

**Table 30-4. Number of Clock Cycles per Packet**

Port Width/ Pins	Write Size in Bits			
	8	16	32	64
1	32	40	56	88
2	16	20	28	44
4	8	10	14	22
8	4	5	7	11
16	2	3	4	6

The user can program the port width in the DMMPC0 register ([Section 30.3.16](#)). This feature allows pins that are not used for DMM functionality to be used as GIO pins. Only the pins shown in [Table 30-5](#) can be used for a desired port width.

**Table 30-5. Pins Used for Data Communication**

Port Width	Pins Used
1	DMMDATA[0]
2	DMMDATA[1:0]
4	DMMDATA[3:0]
8	DMMDATA[7:0]
16	DMMDATA[15:0]

---

**NOTE:** If pins other than the ones specified in [Table 30-5](#) are programmed as functional pins for a desired port width, the received data will be corrupted and will not be transferred to the deserializer.

---



---

**NOTE:** If DMMCLK or DMMSYNC are programmed as nonfunctional pins, functional operation will not occur.


---

### 30.2.2.1 Signal Description

DMMSYNC	This signal has to be provided by external hardware. It signals the start of a new packet. It has to be active (high) for one full DMMCLK cycle, starting with the rising edge of DMMCLK. If the DMMSYNC pulse is longer than a single DMMCLK cycle and two falling edges of DMMCLK see a high pulse on DMMSYNC, the module will treat the second DMMSYNC pulse as the start of a packet and will flag a PACKET_ERR_INT ( <a href="#">Section 30.3.5</a> ).
DMMCLK	The clock is externally generated and can be suspended between two packets. For this feature, CONTCLOCK must be set to 0 ( <a href="#">Section 30.3.1</a> ). If the clock is not stopped between two packets, CONTCLOCK must be set to 1. Data will be latched on the falling edge of the DMMCLK signal.
DMMENA	This signal is pulled high if no new data should be received via the data pins, because of a potential overflow situation.
DMMDATA[15:0]	These pins receive the packet information transmitted by the external hardware. Data is latched on the falling edge of DMMCLK.


[Figure 30-4](#) shows an example of multiple packets received during trace mode, in noncontinuous clock configuration.

**Figure 30-4. Packet Sync Signal Example**



[Figure 30-5](#) shows an example of a 4-bit data port with 8-bit receive data (A5h) to be written into DEST1 (address 0001 2345h) on a trace mode packet.

**Figure 30-5. Example Single Packet Transmission**



### 30.2.3 Error Handling

The module will generate two different kind of errors. Once an error condition is recognized, an interrupt will be generated if enabled.

### 30.2.3.1 Overflow Error

This error is signaled when the module has received new data before the previous data was written to the destination address. If the internal buffers are full, the DMMENA signal will go high. If the sending module does not evaluate the DMMENA signal and keeps on sending new frames, the data that was previously received might be overwritten, thus resulting in setting the BUFF\_OVF flag ([Section 30.3.5](#)).

### 30.2.3.2 Packet Error

#### Noncontinuous Clock Mode

The size of the incoming packet is defined by the SIZE information of a trace mode packet or the programmed size of a direct data mode packet. If too many or less than the number of bits are received before the next sync signal, the PACKET\_ERR\_INT flag will be set ([Section 30.3.5](#)). In case of receiving a DMMCLK signal without a corresponding DMMSYNC signal, a packet error will also be generated.

#### Continuous Clock Mode

If less than the expected number of bits are received, the PACKET\_ERR\_INT flag will be set ([Section 30.3.5](#)) when the next DMMSYNC signal is received. Packets with more than the expected number of bits cannot be detected.

The check for packet error is done only after the detection of the first DMMSYNC signal after the DMM is turned on or comes out of suspend mode (with COS = 0; [Section 30.3.1](#)), i.e. before the reception of first DMMSYNC, the toggling of DMMCLK would be ignored.


### 30.2.3.3 Bus Error

If an error occurs on the microcontroller internal bus system while transferring the data from the DMM to the destination, the BUSERROR flag will be set.

### 30.2.4 Interrupts

The module provides different interrupts. These can be programmed to different interrupt levels independently using DMMINTLVL ([Section 30.3.4](#)).

**Figure 30-6. Interrupt Structure**



Interrupts can be divided into error interrupts and functional interrupts. The error handling is described in [Section 30.2.3](#). Functional interrupts depend on the mode (Trace Mode, Direct Data Mode) the DMM module is used in.

**Trace Mode:** An interrupt can be enabled whenever an access to the lowest address of a defined region is performed. This address is the starting address programmed in the DMMDESTxREGy register. An interrupt for each of the region can be generated by setting the individual interrupt enable bits.

**Direct Data Mode:** There are two interrupts which can be individually controlled. One is generated when the buffer pointer reaches the end of the defined buffer and wraps around (EO\_BUFF; [Section 30.3.2](#)). The other one is generated when the buffer pointer matches the programmed interrupt threshold (PROG\_BUFF; [Section 30.3.2](#)). The buffer pointer points to the next address to be written, therefore there are (interrupt threshold - 1) values stored in the buffer. The interrupt threshold can be programmed in the DMMINTPT register ([Section 30.3.11](#)).

### 30.3 Control Registers Summary

This section describes the DMM registers. The registers support 8, 16, and 32-bit writes. The offset is relative to the associated peripheral select. [Table 30-6](#) provides a summary of the registers and their bits. The base address of the DMM module is FFFF F700h.

**Table 30-6. DMM Registers Summary**

Offset	Acronym	Register Description	Section
0	DMMGLBCTRL	DMM Global Control Register	<a href="#">Section 30.3.1</a>
4h	DMMINTSET	DMM Interrupt Set Register	<a href="#">Section 30.3.2</a>
8h	DMMINTCLR	DMM Interrupt Clear Register	<a href="#">Section 30.3.3</a>
0Ch	DMMINTLVL	DMM Interrupt Level Register	<a href="#">Section 30.3.4</a>
10h	DMMINTFLG	DMM Interrupt Flag Register	<a href="#">Section 30.3.5</a>
14h	DMMOFF1	DMM Interrupt Offset 1 Register	<a href="#">Section 30.3.6</a>
16h	DMMOFF2	DMM Interrupt Offset 2 Register	<a href="#">Section 30.3.7</a>
1Ch	DMMDDMDEST	DMM Direct Data Mode Destination Register	<a href="#">Section 30.3.8</a>
20h	DMMDDMBL	DMM Direct Data Mode Blocksize Register	<a href="#">Section 30.3.9</a>
24h	DMMDDMPTR	DMM Direct Data Mode Pointer Register	<a href="#">Section 30.3.10</a>
28h	DMMINTPT	DMM Direct Data Mode Interrupt Pointer Register	<a href="#">Section 30.3.11</a>
2Ch, 3Ch, 4Ch, 5Ch	DMMDESTxREG1	DMM Destination x Region 1	<a href="#">Section 30.3.12</a>
30h, 40h, 50h, 60h	DMMDESTxBL1	DMM Destination x Blocksize 1	<a href="#">Section 30.3.13</a>
34h, 44h, 54h, 64h	DMMDESTxREG2	DMM Destination x Region 2	<a href="#">Section 30.3.14</a>
38h, 48h, 58h, 68h	DMMDESTxBL2	DMM Destination x Blocksize 2	<a href="#">Section 30.3.15</a>
6Ch	DMMPC0	DMM Pin Control 0	<a href="#">Section 30.3.16</a>
70h	DMMPC1	DMM Pin Control 1	<a href="#">Section 30.3.17</a>
74h	DMMPC2	DMM Pin Control 2	<a href="#">Section 30.3.18</a>
78h	DMMPC3	DMM Pin Control 3	<a href="#">Section 30.3.19</a>
7Ch	DMMPC4	DMM Pin Control 4	<a href="#">Section 30.3.20</a>
80h	DMMPC5	DMM Pin Control 5	<a href="#">Section 30.3.21</a>
84h	DMMPC6	DMM Pin Control 6	<a href="#">Section 30.3.22</a>
88h	DMMPC7	DMM Pin Control 7	<a href="#">Section 30.3.23</a>
8Ch	DMMPC8	DMM Pin Control 8	<a href="#">Section 30.3.24</a>

### 30.3.1 DMM Global Control Register (DMMGLBCTRL)

With this register the basic operation of the module is selected.

**Figure 30-7. DMM Global Control Register (DMMGLBCTRL) [offset = 00h]**

31	Reserved			25	24
	R-0				
23	19	18	17	16	
	Reserved	CONTCLK	COS	RESET	
	R-0	R/WP-0	R/WP-0	R/WP-0	
15	11	10	9	8	
	Reserved	DDM_WIDTH		TM_DDM	
	R-0	R/WP-0		R/WP-0	
7	4	3		0	
	Reserved	ON/OFF			
	R-0	R/WP-5h			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 30-7. DMM Global Control Register (DMMGLBCTRL) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reads returns 0. Writes have no effect.
24	BUSY	0	Busy indicator. The DMM does not currently receive data and has no data in its internal buffers, which needs to be transferred.
		1	The module is currently receiving data, or has data in its internal buffers
23-19	Reserved	0	Reads returns 0. Writes have no effect.
18	CONTCLK	0	Continuous DMMCLK input. User and privilege mode read, privilege mode write: DMMCLK is expected to be suspended between two packets.
		1	DMMCLK is expected to be free running between packets.
17	COS	0	Continue on suspend. Influences behavior of module while in debug mode. In all cases the corresponding interrupt will be set. User and privilege mode (read): Packets will not be received during debug mode. Before entering debug mode, the ongoing reception of a packet will be finished and the value will be written to the destination.
		1	Continue receiving packets and update destination, while in debug mode Privilege mode (write): Disable data reception while in debug mode Enable data reception while in debug mode
16	RESET	0	Reset. This bit resets the state machine and the registers to its reset value, except the RESET bit itself. It must be cleared by writing to it. User and privilege mode (read): No reset of DMM module
		1	Reset of DMM module Privilege mode (write): No reset of DMM module Reset DMM module to its reset state
15-11	Reserved	0	Reads returns 0. Writes have no effect.

**Table 30-7. DMM Global Control Register (DMMGLBCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
10-9	DDM_WIDTH	Bit Encoding	Packet Width in direct data mode. User and privilege mode read and privilege mode write operation: Transfer Size 0 8 bit 1h 16 bit 2h 32 bit 3h Reserved
8	TM_DMM		Packet Format. User and privilege mode (read): 0 The DMM module assumes packets in trace mode definition 1 The DMM module assumes packets in direct data mode definition Privilege mode (write): 0 Enable trace mode 1 Enable direct data mode
7-4	Reserved	0	Reads returns 0. Writes have no effect.
3-0	ON/OFF	All other Ah All other Ah	Switch module on or off User and privilege mode (read): The DMM module does not receive data The DMM module receives data and writes it to the buffer Privilege mode (write): Disable receive/write operations. Packets in reception, will still be finished Enable receive/write operations. Packets will be received 1 HCLK cycle after enabling the module

**NOTE:** It is recommended to write 5h to ON/OFF to avoid having a soft error inadvertently enabling the module when a single bit flips.

**NOTE:** Registers which affect the operation of the module, should be only programmed when the BUSY bit is 0 and the ON/OFF bits are not Ah.

**NOTE:** If the module was in operation, turned off (ON/OFF = all other than Ah) and then turned on (ON/OFF = Ah) again, it is recommended to perform a reset (RESET = 1) of the module before switching it on. This avoids that the state machine is held in an unrecoverable state.

**NOTE:** A write to these register bits while receiving a packet will not have any effect on the received packet. The mode change will be performed after the packet is received

### 30.3.2 DMM Interrupt Set Register (DMMINTSET)

This register contains the interrupt set bits for error interrupts and functional interrupts. Only the bits which are relevant for the particular mode (trace mode or direct data mode) will be taken into account for the interrupt generation.

**Figure 30-8. DMM Interrupt Set Register (DMMINTSET) [offset = 04h]**

31									24
	Reserved								
	R-0								
23	Reserved								18 17 16
	R-0								R/WP-0 R/WP-0
15	14	13	12	11	10	9	8		
DEST3REG2	DEST3REG1	DEST2REG2	DEST2REG1	DEST1REG2	DEST1REG1	DEST0REG2	DEST0REG1		
R/WP-0									
7	6	5	4	3	2	1	0		
BUSERRORE	BUFF_OVF	SRC_OVF	DEST3_ERR	DEST2_ERR	DEST1_ERR	DEST0_ERR	PACKET_ERR_INT		
R/WP-0									

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 30-8. DMM Interrupt Set Register (DMMINTSET) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Reads returns 0. Writes have no effect.
17	PROG_BUFF	0 1	<b>Programmable Buffer Interrupt Set.</b> This enables the interrupt generation in case the buffer pointer equals the programmed value in the DMMINTPT register ( <a href="#">Section 30.3.11</a> ). This bit is only relevant in Direct Data Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on pointer match.  Privilege mode (write): 0 No influence on bit 1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)
16	EO_BUFF	0 1	<b>End of Buffer Interrupt Set.</b> This enables the interrupt generation in case data was written to the last entry in the buffer and the pointer wrapped around to the beginning of the buffer. This bit is only relevant in Direct Data Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on writing to the last entry.  Privilege mode (write): 0 No influence on bit 1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)
15	DEST3REG2	0 1	<b>Destination 3 Region 2 Interrupt Set.</b> This enables the interrupt generation in case data was accessed at the startaddress of Destination 3 Region 2. This bit is only relevant in Trace Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on a write to the start address of this region  Privilege mode (write): 0 No influence on bit 1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)

**Table 30-8. DMM Interrupt Set Register (DMMINTSET) Field Descriptions (continued)**

Bit	Field	Value	Description
14	DEST3REG1	0 1 0 1	<b>Destination 3 Region 1 Interrupt Set.</b> This enables the interrupt generation in case data was accessed at the startaddress of Destination 3 Region 1. This bit is only relevant in Trace Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on a write to the start address of this region  Privilege mode (write): 0 No influence on bit 1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)
13	DEST2REG2	0 1 0 1	<b>Destination 2 Region 2 Interrupt Set.</b> This enables the interrupt generation in case data was accessed at the startaddress of Destination 2 Region 2. This bit is only relevant in Trace Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on a write to the start address of this region  Privilege mode (write): 0 No influence on bit 1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)
12	DEST2REG1	0 1 0 1	<b>Destination 2 Region 1 Interrupt Set.</b> This enables the interrupt generation in case data was accessed at the startaddress of Destination 2 Region 1. This bit is only relevant in Trace Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on a write to the start address of this region  Privilege mode (write): 0 No influence on bit 1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)
11	DEST1REG2	0 1 0 1	<b>Destination 1 Region 2 Interrupt Set.</b> This enables the interrupt generation in case data was accessed at the startaddress of Destination 1 Region 2. This bit is only relevant in Trace Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on a write to the start address of this region  Privilege mode (write): 0 No influence on bit 1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)
10	DEST1REG1	0 1 0 1	<b>Destination 1 Region 1 Interrupt Set.</b> This enables the interrupt generation in case data was accessed at the startaddress of Destination 1 Region 1. This bit is only relevant in Trace Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on a write to the start address of this region  Privilege mode (write): 0 No influence on bit 1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)

**Table 30-8. DMM Interrupt Set Register (DMMINTSET) Field Descriptions (continued)**

Bit	Field	Value	Description
9	DEST0REG2	0 1 0 1	<b>Destination 0 Region 2 Interrupt Set.</b> This enables the interrupt generation in case data was accessed at the startaddress of Destination 0 Region 2. This bit is only relevant in Trace Mode.  User and privilege mode (read): No interrupt will be generated An interrupt will be generated on a write to the start address of this region  Privilege mode (write): No influence on bit Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)
8	DEST0REG1	0 1 0 1	<b>Destination 0 Region 1 Interrupt Set.</b> This enables the interrupt generation in case data was accessed at the startaddress of Destination 0 Region 1. This bit is only relevant in Trace Mode.  User and privilege mode (read): No interrupt will be generated An interrupt will be generated on a write to the start address of this region  Privilege mode (write): No influence on bit Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)
7	BUSERROR	0 1 0 1	Bus Error Response for errors generated when doing internal bus transfers.  User and privilege mode (read): No interrupt will be generated An interrupt will be generated  Privilege mode (write): No influence on bit Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)
6	BUFF_OVF	0 1 0 1	<b>Buffer Overflow.</b> This enables the interrupt generation in case new data is received, while the previous data still has not been transmitted.  User and privilege mode (read): No interrupt will be generated An interrupt will be generated  Privilege mode (write): No influence on bit Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)
5	SRC_OVF	0 1 0 1	<b>Source Overflow.</b> This enables an interrupt if the external system experienced an overflow which was signalled in the Trace Mode packet.  User and privilege mode (read): No interrupt will be generated An interrupt will be generated  Privilege mode (write): No influence on bit Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)

**Table 30-8. DMM Interrupt Set Register (DMMINTSET) Field Descriptions (continued)**

Bit	Field	Value	Description
4	DEST3_ERR		<p><b>Destination 3 Error.</b> This enables the interrupt generation in case data should be written into a address not specified by DMMDEST3REG1/DMMDEST3BL1 or DMMDEST3REG2/DMMDEST3BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will still be generated, the write to the internal RAM however will not take place.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)</li> </ul>
3	DEST2_ERR		<p><b>Destination 2 Error Interrupt Set.</b> This enables the interrupt generation in case data should be written into a address not specified by DMMDEST2REG1/DMMDEST2BL1 or DMMDEST2REG2/DMMDEST2BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will still be generated, the write to the internal RAM however will not take place.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)</li> </ul>
2	DEST1_ERR		<p><b>Destination 1 Error Interrupt Set.</b> This enables the interrupt generation in case data should be written into a address not specified by DMMDEST1REG1/DMMDEST1BL1 or DMMDEST1REG2/DMMDEST1BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will still be generated, the write to the internal RAM however will not take place.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)</li> </ul>
1	DEST0_ERR		<p><b>Destination 0 Error Interrupt Set.</b> This enables the interrupt generation in case data should be written into a address not specified by DMMDEST0REG1/DMMDEST0BL1 or DMMDEST0REG2/DMMDEST0BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will still be generated, the write to the internal RAM however will not take place.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)</li> </ul>
0	PACKET_ERR_INT		<p><b>Packet Error.</b> This enables the interrupt generation in case of an error condition in the packet reception. Please refer to <a href="#">Section 30.2.3</a> for the error conditions.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Enable interrupt (sets corresponding bit in DMMINTCLR; DMMINTLVL)</li> </ul>

### 30.3.3 DMM Interrupt Clear Register (DMMINTCLR)

This register contains the interrupt clear bits for error interrupts and functional interrupts. Only the bits which are relevant for the particular mode (trace mode or direct data mode) will be taken into account for the interrupt generation

**Figure 30-9. DMM Interrupt Clear Register (DMMINTCLR) [offset = 08h]**

31									24
	Reserved								
	R-0								
23	Reserved								18 17 16
	R-0								R/WP-0 R/WP-0
15	14	13	12	11	10	9	8		
DEST3REG2	DEST3REG1	DEST2REG2	DEST2REG1	DEST1REG2	DEST1REG1	DEST0REG2	DEST0REG1		
R/WP-0									
7	6	5	4	3	2	1	0		
BUSERRORE	BUFF_OVF	SRC_OVF	DEST3_ERR	DEST2_ERR	DEST1_ERR	DEST0_ERR	PACKET_ERR_INT		
R/WP-0									

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 30-9. DMM Interrupt Clear Register (DMMINTCLR) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Reads returns 0. Writes have no effect.
17	PROG_BUFF	0 1	<b>Programmable Buffer Interrupt Set.</b> This disables the interrupt generation in case the buffer pointer equals the programmed value in the DMMINTPT register ( <a href="#">Section 30.3.11</a> ). This bit is only relevant in Direct Data Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on pointer match.  Privilege mode (write): 0 No influence on bit 1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))
16	EO_BUFF	0 1	<b>End of Buffer Interrupt Set.</b> This disables the interrupt generation in case data was written to the last entry in the buffer and the pointer wrapped around to the beginning of the buffer. This bit is only relevant in Direct Data Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on writing to the last entry.  Privilege mode (write): 0 No influence on bit 1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))
15	DEST3REG2	0 1	<b>Destination 3 Region 2 Interrupt Set.</b> This disables the interrupt generation in case data was accessed at the startaddress of Destination 3 Region 2. This bit is only relevant in Trace Mode.  User and privilege mode (read): 0 No interrupt will be generated 1 An interrupt will be generated on a write to the start address of this region  Privilege mode (write): 0 No influence on bit 1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))

**Table 30-9. DMM Interrupt Clear Register (DMMINTCLR) Field Descriptions (continued)**

Bit	Field	Value	Description
14	DEST3REG1		<p><b>Destination 3 Region 1 Interrupt Set.</b> This disables the interrupt generation in case data was accessed at the startaddress of Destination 3 Region 1. This bit is only relevant in Trace Mode.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated on a write to the start address of this region</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))</li> </ul>
13	DEST2REG2		<p><b>Destination 2 Region 2 Interrupt Set.</b> This disables the interrupt generation in case data was accessed at the startaddress of Destination 2 Region 2. This bit is only relevant in Trace Mode.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated on a write to the start address of this region</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))</li> </ul>
12	DEST2REG1		<p><b>Destination 2 Region 1 Interrupt Set.</b> This disables the interrupt generation in case data was accessed at the startaddress of Destination 2 Region 1. This bit is only relevant in Trace Mode.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated on a write to the start address of this region</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))</li> </ul>
11	DEST1REG2		<p><b>Destination 1 Region 2 Interrupt Set.</b> This disables the interrupt generation in case data was accessed at the startaddress of Destination 1 Region 2. This bit is only relevant in Trace Mode.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated on a write to the start address of this region</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))</li> </ul>
10	DEST1REG1		<p><b>Destination 1 Region 1 Interrupt Set.</b> This enables the interrupt generation in case data was accessed at the startaddress of Destination 1 Region 1. This bit is only relevant in Trace Mode.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated on a write to the start address of this region</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))</li> </ul>

**Table 30-9. DMM Interrupt Clear Register (DMMINTCLR) Field Descriptions (continued)**

Bit	Field	Value	Description
9	DEST0REG2	0 1 0 1	<b>Destination 0 Region 2 Interrupt Set.</b> This disables the interrupt generation in case data was accessed at the startaddress of Destination 0 Region 2. This bit is only relevant in Trace Mode.  User and privilege mode (read): No interrupt will be generated An interrupt will be generated on a write to the start address of this region  Privilege mode (write): No influence on bit Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))
8	DEST0REG1	0 1 0 1	<b>Destination 0 Region 1 Interrupt Set.</b> This disables the interrupt generation in case data was accessed at the startaddress of Destination 0 Region 1. This bit is only relevant in Trace Mode.  User and privilege mode (read): No interrupt will be generated An interrupt will be generated on a write to the start address of this region  Privilege mode (write): No influence on bit Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))
7	BUSERROR	0 1 0 1	<b>Bus Error Response</b> for errors generated when doing internal bus transfers.  User and privilege mode (read): No interrupt will be generated An interrupt will be generated  Privilege mode (write): No influence on bit Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))
6	BUFF_OVF	0 1 0 1	<b>Buffer Overflow.</b> This disables the interrupt generation in case new data is received, while the previous data still has not been transmitted.  User and privilege mode (read): No interrupt will be generated An interrupt will be generated  Privilege mode (write): No influence on bit Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))
5	SRC_OVF	0 1 0 1	<b>Source Overflow.</b> This disables an interrupt if the external system experienced an overflow which was signalled in the Trace Mode packet.  User and privilege mode (read): No interrupt will be generated An interrupt will be generated  Privilege mode (write): No influence on bit Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))

**Table 30-9. DMM Interrupt Clear Register (DMMINTCLR) Field Descriptions (continued)**

Bit	Field	Value	Description
4	DEST3_ERR		<p><b>Destination 3 Error.</b> This disables the interrupt generation in case data should be written into a address not specified by DMMDEST3REG1/DMMDEST3BL1 or DMMDEST3REG2/DMMDEST3BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will still be generated, the write to the internal RAM however will not take place.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))</li> </ul>
3	DEST2_ERR		<p><b>Destination 2 Error Interrupt Set.</b> This disables the interrupt generation in case data should be written into a address not specified by DMMDEST2REG1/DMMDEST2BL1 or DMMDEST2REG2/DMMDEST2BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will still be generated, the write to the internal RAM however will not take place.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))</li> </ul>
2	DEST1_ERR		<p><b>Destination 1 Error Interrupt Set.</b> This disables the interrupt generation in case data should be written into a address not specified by DMMDEST1REG1/DMMDEST1BL1 or DMMDEST1REG2/DMMDEST1BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will still be generated, the write to the internal RAM however will not take place.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))</li> </ul>
1	DEST0_ERR		<p><b>Destination 0 Error Interrupt Set.</b> This disables the interrupt generation in case data should be written into a address not specified by DMMDEST0REG1/DMMDEST0BL1 or DMMDEST0REG2/DMMDEST0BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will still be generated, the write to the internal RAM however will not take place.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))</li> </ul>

**Table 30-9. DMM Interrupt Clear Register (DMMINTCLR) Field Descriptions (continued)**

Bit	Field	Value	Description
0	PACKET_ERR_INT		<p><b>Packet Error.</b> This disables the interrupt generation in case of an error condition in the packet reception. Please refer to <a href="#">Section 30.2.3</a> for the error conditions.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No interrupt will be generated</li> <li>1 An interrupt will be generated</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 No influence on bit</li> <li>1 Disable interrupt (clears corresponding bit in DMMINTCLR; DMM Interrupt Level Register (DMMINTLVL))</li> </ul>

### 30.3.4 DMM Interrupt Level Register (DMMINTLVL)

This register contains the interrupt level bits for error interrupts and normal interrupts.

**Figure 30-10. DMM Interrupt Level Register (DMMINTLVL) [offset = 0Ch]**

31	Reserved								24
	R-0								
23	Reserved								18 17 16
	R-0 R/WP-0 R/WP-0								
15	14	13	12	11	10	9	8		
DEST3REG2	DEST3REG1	DEST2REG2	DEST2REG1	DEST1REG2	DEST1REG1	DEST0REG2	DEST0REG1		
R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		
7	6	5	4	3	2	1	0		
BUSERRO	BUFF_OVF	SRC_OVF	DEST3_ERR	DEST2_ERR	DEST1_ERR	DEST0_ERR	PACKET_ERR_INT		
R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 30-10. DMM Interrupt Level Register (DMMINTLVL) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Reads returns 0. Writes have no effect.
17	PROG_BUFF	0 1	<b>Programmable Buffer Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
16	EO_BUFF	0 1	<b>End of Buffer Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
15	DEST3REG2	0 1	<b>Destination 3 Region 2 Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
14	DEST3REG1	0 1	<b>Destination 3 Region 1 Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
13	DEST2REG2	0 1	<b>Destination 2 Region 2 Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
12	DEST2REG1	0 1	<b>Destination 2 Region 1 Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
11	DEST1REG2	0 1	<b>Destination 1 Region 2 Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1

**Table 30-10. DMM Interrupt Level Register (DMMINTLVL) Field Descriptions (continued)**

Bit	Field	Value	Description
10	DEST1REG1	0 1	<b>Destination 1 Region 1 Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
9	DEST0REG2	0 1	<b>Destination 0 Region 2 Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
8	DEST0REG1	0 1	<b>Destination 0 Region 1 Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
7	BUSERROR	0 1	<b>BMM Bus Error Response</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
6	BUFF_OVF	0 1	<b>Write Buffer Overflow Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
5	SRC_OVF	0 1	<b>Source Overflow Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
4	DEST3_ERR	0 1	<b>Destination 3 Error Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
3	DEST2_ERR	0 1	<b>Destination 2 Error Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
2	DEST1_ERR	0 1	<b>Destination 1 Error Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
1	DEST0_ERR	0 1	<b>Destination 0 Error Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1
0	PACKET_ERR_INT	0 1	<b>Packet Error Interrupt Level</b> User and privilege mode read, privilege mode write: Interrupt mapped to level 0 Interrupt mapped to level 1

### 30.3.5 DMM Interrupt Flag Register (DMMINTFLG)

This register contains the interrupt level bits for error interrupts and normal interrupts.

**Figure 30-11. DMM Interrupt Flag Register (DMMINTFLG) [offset = 10h]**

31	Reserved								24
	R-0								
23	Reserved								
	R-0								
15	14	13	12	11	10	9	8		
DEST3REG2	DEST3REG1	DEST2REG2	DEST2REG1	DEST1REG2	DEST1REG1	DEST0REG2	DEST0REG1		
R/WPC-0									
7	6	5	4	3	2	1	0		
BUSERRO	BUFF_OVF	SRC_OVF	DEST3_ERR	DEST2_ERR	DEST1_ERR	DEST0_ERR	PACKET_ERR_INT		
R/WPC-0									

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; C = Clear; -n = value after reset

**Table 30-11. DMM Interrupt Flag Register (DMMINTFLG) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Reads returns 0. Writes have no effect.
17	PROG_BUFF	0 1	<b>Programmable Buffer Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared
16	EO_BUFF	0 1	<b>End of Buffer Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared
15	DEST3REG2	0 1	<b>Destination 3 Region 2 Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared
14	DEST3REG1	0 1	<b>Destination 3 Region 1 Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared

**Table 30-11. DMM Interrupt Flag Register (DMMINTFLG) Field Descriptions (continued)**

Bit	Field	Value	Description
13	DEST2REG2	0	<b>Destination 2 Region 2 Interrupt Flag</b> User and privilege mode (read): No interrupt occurred
		1	Interrupt occurred
		0	Privilege mode (write): No influence on bit
		1	Bit will be cleared
12	DEST2REG1	0	<b>Destination 2 Region 1 Interrupt Flag</b> User and privilege mode (read): No interrupt occurred
		1	Interrupt occurred
		0	Privilege mode (write): No influence on bit
		1	Bit will be cleared
11	DEST1REG2	0	<b>Destination 1 Region 2 Interrupt Flag</b> User and privilege mode (read): No interrupt occurred
		1	Interrupt occurred
		0	Privilege mode (write): No influence on bit
		1	Bit will be cleared
10	DEST1REG1	0	<b>Destination 1 Region 1 Interrupt Flag</b> User and privilege mode (read): No interrupt occurred
		1	Interrupt occurred
		0	Privilege mode (write): No influence on bit
		1	Bit will be cleared
9	DEST0REG2	0	<b>Destination 0 Region 2 Interrupt Flag</b> User and privilege mode (read): No interrupt occurred
		1	Interrupt occurred
		0	Privilege mode (write): No influence on bit
		1	Bit will be cleared
8	DEST0REG1	0	<b>Destination 0 Region 1 Interrupt Flag</b> User and privilege mode (read): No interrupt occurred
		1	Interrupt occurred
		0	Privilege mode (write): No influence on bit
		1	Bit will be cleared

**Table 30-11. DMM Interrupt Flag Register (DMMINTFLG) Field Descriptions (continued)**

Bit	Field	Value	Description
7	BUSERRO		<b>BMM Bus Error Response.</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared
6	BUFF_OVF		<b>Write Buffer Overflow Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared
5	SRC_OVF		<b>Source Overflow Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared
4	DEST3_ERR		<b>Destination 3 Error Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared
3	DEST2_ERR		<b>Destination 2 Error Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared
2	DEST1_ERR		<b>Destination 1 Error Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared

**Table 30-11. DMM Interrupt Flag Register (DMMINTFLG) Field Descriptions (continued)**

Bit	Field	Value	Description
1	DEST0_ERR	0 1	<b>Destination 0 Error Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared
0	PACKET_ERR_INT	0 1	<b>Packet Error Interrupt Flag</b> User and privilege mode (read): 0 No interrupt occurred 1 Interrupt occurred Privilege mode (write): 0 No influence on bit 1 Bit will be cleared

### 30.3.6 DMM Interrupt Offset 1 Register (DMMOFF1)

This register holds the offset indicating which interrupt occurred on interrupt level 0. The CPU can read this register to determine the source of the interrupt without having to test individual interrupt flags.

**Figure 30-12. DMM Interrupt Offset 1 Register (DMMOFF1) [offset = 14h]**

31	Reserved		16
	R-0		
15	Reserved	5      4	0
	R-0		OFFSET R-0

LEGEND: R = Read only; -n = value after reset

**Table 30-12. DMM Interrupt Offset 1 Register (DMMOFF1) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Read returns 0. Writes have no effect.
4-0	OFFSET		User and privilege mode (read): Interrupt Phantom. All interrupt flags have been cleared before the offset register has been read. Bit Encoding 0      Phantom. 1h     Packet Error 2h     Destination 0 Error 3h     Destination 1 Error 4h     Destination 2 Error 5h     Destination 3 Error 6h     Source Overflow 7h     Buffer Overflow 8h     Bus Error 9h     Destination 0 Region 1 Ah     Destination 0 Region 2 Bh     Destination 1 Region 1 Ch     Destination 1 Region 2 Dh     Destination 2 Region 1 Eh     Destination 2 Region 2 Fh     Destination 3 Region 1 10h    Destination 3 Region 2 11h    End of Buffer 12h    Programmable Buffer 13h - 1Fh    Reserved Reading the offset will clear the corresponding flag in DMMINTFLG ( <a href="#">Section 30.3.5</a> ). Privilege and user mode writes have no effect

### 30.3.7 DMM Interrupt Offset 2 Register (DMMOFF2)

This register holds the offset indicating which interrupt occurred on interrupt level 1. The CPU can read this register to determine the source of the interrupt without having to test individual interrupt flags.

**Figure 30-13. DMM Interrupt Offset 2 Register (DMMOFF2) [offset = 18h]**

31				16
	Reserved			
15		R-0	5      4	0
	Reserved		OFFSET	R-0

LEGEND: R = Read only; -n = value after reset

**Table 30-13. DMM Interrupt Offset 2 Register (DMMOFF1) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Read returns 0. Writes have no effect.
4-0	OFFSET		User and privilege mode (read): Interrupt Phantom. All interrupt flags have been cleared before the offset register has been read. Bit Encoding 0      Phantom. 1h     Packet Error 2h     Destination 0 Error 3h     Destination 1 Error 4h     Destination 2 Error 5h     Destination 3 Error 6h     Source Overflow 7h     Buffer Overflow 8h     Bus Error 9h     Destination 0 Region 1 Ah     Destination 0 Region 2 Bh     Destination 1 Region 1 Ch     Destination 1 Region 2 Dh     Destination 2 Region 1 Eh     Destination 2 Region 2 Fh     Destination 3 Region 1 10h    Destination 3 Region 2 11h    End of Buffer 12h    Programmable Buffer 13h - 1Fh    Reserved Reading the offset will clear the corresponding flag in DMMINTFLG ( <a href="#">Section 30.3.5</a> ). Privilege and user mode writes have no effect

### 30.3.8 DMM Direct Data Mode Destination Register (DMMDDMDEST)

This register defines the starting address of the buffer used to store the received data in Direct Data Mode. By writing to this register, the DMMDDMPT register ([Section 30.3.10](#)) will be set to 0x0000.

**Figure 30-14. DMM Direct Data Mode Destination Register (DMMDDMDEST) [offset = 1Ch]**

31	STARTADDR	0
	R/WP-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 30-14. DMM Direct Data Mode Destination Register (DMMDDMDEST) Field Descriptions**

Bit	Field	Value	Description
31-0	STARTADDR		These bits define the starting address of the buffer. The starting address has to be a multiple of the blocksize chosen in DMMDDMBL ( <a href="#">Section 30.3.9</a> ). User and privilege mode (read): current start address Privilege mode (write): sets start address to value written

### 30.3.9 DMM Direct Data Mode Blocksize Register (DMMDDMBL)

This register defines the blocksize of the buffer used to store the received data in Direct Data Mode.

**Figure 30-15. DMM Direct Data Mode Blocksize Register (DMMDDMBL) [offset = 20h]**

31	Reserved	16
	R-0	
15	Reserved	4
	R-0	3 0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 30-15. DMM Direct Data Mode Blocksize Register (DMMDDMBL) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	BLOCKSIZE		These bits define the size of the buffer region User and privilege mode (read): current block size Privilege mode (write): 0 Buffer disabled. No data will be stored. 1h 32 Byte 2h 64 Byte 3h 128 Byte 4h 256 Byte 5h 512 Byte 6h 1 KByte 7h 2 KByte 8h 4 KByte 9h 8 KByte Ah 16 KByte Bh 32 KByte Ch - Fh Reserved

### 30.3.10 DMM Direct Data Mode Pointer Register (DMMDDDMPT)

This register shows the pointer into the buffer programmed by DMMDDMDEST ([Section 30.3.8](#)) and DMMDDMBL ([Section 30.3.9](#)).

**Figure 30-16. DMM Direct Data Mode Pointer Register (DMMDDDMPT) [offset = 24h]**

31			16
Reserved			
		R-0	
15      14		POINTER	0
Rsvd.		R-0	
		R-0	

LEGEND: R = Read only; -n = value after reset

**Table 30-16. DMM Direct Data Mode Pointer Register (DMMDDDMPT) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Read returns 0. Writes have no effect.
14-0	POINTER		These bits hold the pointer to the next entry to be written in the buffer. The pointer points to the byte aligned address. If in 16-bit DDM mode, bit 0 will be 0. If in 32-bit DDM mode, bit 0 and 1 will be 0. User and privilege mode (read): next data entry Privilege mode (write): writes have no effect

### 30.3.11 DMM Direct Data Mode Interrupt Pointer Register (DMMINTPT)

This register can be programmed to hold a threshold to which the DMMDDMPT register ([Section 30.3.10](#)) is compared. An interrupt can be generated when both match.

**Figure 30-17. DMM Direct Data Mode Interrupt Pointer Register (DMMINTPT) [offset = 28h]**

31			16
Reserved			
		R-0	
15      14		INTPT	0
Rsvd.		R/WP-0	
		R-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 30-17. DMM Direct Data Mode Interrupt Pointer Register (DMMINTPT) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Read returns 0. Writes have no effect.
14-0	INTPT		Interrupt Pointer. When the buffer pointer ( <a href="#">Section 30.3.10</a> ) matches the programmed value in DMMINTPT and the PROG_BUFS interrupt ( <a href="#">Section 30.3.2</a> ) is set, an interrupt is generated. User and privilege mode (read): current interrupt threshold Privilege mode (write): new interrupt threshold

### 30.3.12 DMM Destination x Region 1 (DMMDESTxREG1)

This register defines the starting address of the buffer used to store the received data in Trace Mode. If the received data does not fall into the address range defined by DMMDESTxREG1 and DMMDESTxBL1, an interrupt (DESTx\_ERR) can be generated. The description below is valid for following registers: DMMDEST0REG1, DMMDEST1REG1, DMMDEST2REG1, DMMDEST3REG1.

**Figure 30-18. DMM Destination x Region 1 (DMMDESTxREG1) [offset = 2Ch, 3Ch, 4Ch, 5Ch]**

31	18	17	16
	BASEADDR		BLOCKADDR
	R/WP-0		R/WP-0
15			0
	BLOCKADDR		
	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 30-18. DMM Destination x Region 1 (DMMDESTxREG1) Field Descriptions**

Bit	Field	Value	Description
31-18	BASEADDR		These bits define the base address of the 256kB region where the buffer is located. User and privilege mode (read): current start address Privilege mode (write): sets base address to value written
17-0	BLOCKADDR		These bits define the starting address of the buffer in the 256kB page. The starting address has to be a multiple of the blocksize chosen in DMMDESTxBL1 ( <a href="#">Section 30.3.13</a> ). User and privilege mode (read): current start address Privilege mode (write): sets start address to value written

### 30.3.13 DMM Destination x Blocksize 1 (DMMDESTxBL1)

This register defines the blocksize of the buffer used to store the received data in Trace Mode. If the received data does not fall into the address range defined by DMMDESTxREG1 and DMMDESTxBL1, an interrupt (DESTx\_ERR) can be generated. The description below is valid for following registers: DMMDEST0BL1, DMMDEST1BL1, DMMDEST2BL1, DMMDEST3BL1.

**Figure 30-19. DMM Destination x Blocksize 1 (DMMDESTxBL1) [offset = 30h, 40h, 50h, 60h]**

31			16
	Reserved		
	R-0		
15			4      3      0
	Reserved	BLOCKSIZE	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 30-19. DMM Destination x Blocksize 1 (DMMDESTxBL1) Field Descriptions**

Bit	Field	Value	Description																						
31-4	Reserved	0	Read returns 0. Writes have no effect.																						
3-0	BLOCKSIZE		<p>These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored.</p> <p>User and privilege mode (read): current block size</p> <p>Privilege mode (write):</p> <table> <tbody> <tr><td>0</td><td>Region disabled</td></tr> <tr><td>1h</td><td>1 KByte</td></tr> <tr><td>2h</td><td>2 KByte</td></tr> <tr><td>3h</td><td>4 KByte</td></tr> <tr><td>4h</td><td>8 KByte</td></tr> <tr><td>5h</td><td>16 KByte</td></tr> <tr><td>6h</td><td>32 KByte</td></tr> <tr><td>7h</td><td>64 KByte</td></tr> <tr><td>8h</td><td>128 KByte</td></tr> <tr><td>9h</td><td>256 KByte</td></tr> <tr><td>Ah - Fh</td><td>Reserved</td></tr> </tbody> </table>	0	Region disabled	1h	1 KByte	2h	2 KByte	3h	4 KByte	4h	8 KByte	5h	16 KByte	6h	32 KByte	7h	64 KByte	8h	128 KByte	9h	256 KByte	Ah - Fh	Reserved
0	Region disabled																								
1h	1 KByte																								
2h	2 KByte																								
3h	4 KByte																								
4h	8 KByte																								
5h	16 KByte																								
6h	32 KByte																								
7h	64 KByte																								
8h	128 KByte																								
9h	256 KByte																								
Ah - Fh	Reserved																								

### 30.3.14 DMM Destination x Region 2 (DMMDESTxREG2)

This register defines the starting address of the buffer used to store the received data in Trace Mode. If the received data does not fall into the address range defined by DMMDESTxREG2 and DMMDESTxBL2, an interrupt (DESTx\_ERR) can be generated. The description below is valid for following registers: DMMDEST0REG2, DMMDEST1REG2, DMMDEST2REG2, DMMDEST3REG2.

**Figure 30-20. DMM Destination x Region 2 (DMMDESTxREG2) [offset = 34h, 44h, 54h, 64h]**

31	18	17	16
	BASEADDR		BLOCKADDR
	R/WP-0		R/WP-0
15		0	
	BLOCKADDR		
	R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 30-20. DMM Destination x Region 2 (DMMDESTxREG2) Field Descriptions**

Bit	Field	Value	Description
31-18	BASEADDR		These bits define the base address of the 256kB region where the buffer is located. User and privilege mode (read): current start address Privilege mode (write): sets base address to value written
17-0	BLOCKADDR		These bits define the starting address of the buffer in the 256kB page. The starting address has to be a multiple of the blocksize chosen in DMMDESTxBL1 ( <a href="#">Section 30.3.15</a> ). User and privilege mode (read): current start address Privilege mode (write): sets start address to value written

### 30.3.15 DMM Destination x Blocksize 2 (DMMDESTxBL2)

This register defines the blocksize of the buffer used to store the received data in Trace Mode. If the received data does not fall into the address range defined by DMMDESTxREG2 and DMMDESTxBL2, an interrupt (DESTx\_ERR) can be generated. The description below is valid for following registers: DMMDEST0BL2, DMMDEST1BL2, DMMDEST2BL2, DMMDEST3BL2.

**Figure 30-21. DMM Destination x Blocksize 2 (DMMDESTxBL2) [offset = 38h, 48h, 58h, 68h]**

31			16
	Reserved		
	R-0		
15			4      3      0
	Reserved	BLOCKSIZE	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privilege mode only; -n = value after reset

**Table 30-21. DMM Destination x Blocksize 2 (DMMDESTxBL2) Field Descriptions**

Bit	Field	Value	Description																						
31-4	Reserved	0	Read returns 0. Writes have no effect.																						
3-0	BLOCKSIZE		<p>These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored.</p> <p>User and privilege mode (read): current block size</p> <p>Privilege mode (write):</p> <table> <tbody> <tr><td>0</td><td>Region disabled</td></tr> <tr><td>1h</td><td>1 KByte</td></tr> <tr><td>2h</td><td>2 KByte</td></tr> <tr><td>3h</td><td>4 KByte</td></tr> <tr><td>4h</td><td>8 KByte</td></tr> <tr><td>5h</td><td>16 KByte</td></tr> <tr><td>6h</td><td>32 KByte</td></tr> <tr><td>7h</td><td>64 KByte</td></tr> <tr><td>8h</td><td>128 KByte</td></tr> <tr><td>9h</td><td>256 KByte</td></tr> <tr><td>Ah - Fh</td><td>Reserved</td></tr> </tbody> </table>	0	Region disabled	1h	1 KByte	2h	2 KByte	3h	4 KByte	4h	8 KByte	5h	16 KByte	6h	32 KByte	7h	64 KByte	8h	128 KByte	9h	256 KByte	Ah - Fh	Reserved
0	Region disabled																								
1h	1 KByte																								
2h	2 KByte																								
3h	4 KByte																								
4h	8 KByte																								
5h	16 KByte																								
6h	32 KByte																								
7h	64 KByte																								
8h	128 KByte																								
9h	256 KByte																								
Ah - Fh	Reserved																								

### 30.3.16 DMM Pin Control 0 (DMMPC0)

This register defines if the DMM pins are used in functional or GIO mode. It should only be written when ON/OFF = 0101 and the BUSY bit = 0 ([Section 30.3.1](#)). If pins other than the pins specified in [Table 30-5](#) are configured, or DMMCLK and DMMSYNC are programmed as non-functional pins, no operation in trace mode or direct data mode is possible.

**Figure 30-22. DMM Pin Control 0 (DMMPC0) [offset = 6Ch]**

31	Reserved								24								
R-0																	
19      18      17      16																	
	Reserved				ENAFUNC	DATA15FUNC	DATA14FUNC										
	R-0				R/W-0	R/W-0	R/W-0										
23		15	14	13	12	11	10	9	8								
	DATA13FUNC	DATA12FUNC	DATA11FUNC	DATA10FUNC	DATA9FUNC	DATA8FUNC	DATA7FUNC	DATA6FUNC									
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0									
7	DATA5FUNC	DATA4FUNC	DATA3FUNC	DATA2FUNC	DATA1FUNC	DATA0FUNC	CLKFUNC	SYNCFUNC									
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 30-22. DMM Pin Control 0 (DMMPC0) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads returns 0. Writes have no effect.
18	ENAFUNC	0 1	<b>Functional mode of DMMENA pin.</b> This bit defines whether the pin is used in functional mode or in GIO mode.  User and privilege mode (read): 0 Pin is used in GIO mode 1 Pin is used in Functional mode  User and privilege mode (write): 0 Pin is used in GIO mode 1 Pin is used in Functional mode
17-2	DATAxFUNC	0 1	<b>Functional mode of DMMMDATA[x] pin.</b> This bit defines whether the pin is used in functional mode or in GIO mode. If pins are configured in functional mode, only pins defined in <a href="#">Table 30-5</a> have to be used for proper operation.  User and privilege mode (read): 0 Pin is used in GIO mode 1 Pin is used in Functional mode  User and privilege mode (write): 0 Pin is used in GIO mode 1 Pin is used in Functional mode
1	CLKFUNC	0 1	<b>Functional mode of DMMCLK pin.</b> This bit defines whether the pin is used in functional mode or in GIO mode.  User and privilege mode (read): 0 Pin is used in GIO mode 1 Pin is used in Functional mode  User and privilege mode (write): 0 Pin is used in GIO mode 1 Pin is used in Functional mode

**Table 30-22. DMM Pin Control 0 (DMMPC0) Field Descriptions (continued)**

Bit	Field	Value	Description
0	SYNCFUNC	0 1	<b>Functional mode of DMMSYNC pin.</b> This bit defines whether the pin is used in functional mode or in GIO mode.  User and privilege mode (read): 0 Pin is used in GIO mode 1 Pin is used in Functional mode  User and privilege mode (write): 0 Pin is used in GIO mode 1 Pin is used in Functional mode

**30.3.17 DMM Pin Control 1 (DMMPC1)**

The bits in this register define the direction of the individual module pins when in GIO mode.

**Figure 30-23. DMM Pin Control 1 (DMMPC1) [offset = 70h]**

31	Reserved								24
	R-0								
23	Reserved				19	18	17	16	
	R-0				R/W-0	R/W-0	R/W-0	R/W-0	
15	14	13	12	11	10	9	8		
DATA13DIR	DATA12DIR	DATA11DIR	DATA10DIR	DATA9DIR	DATA8DIR	DATA7DIR	DATA6DIR		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7	6	5	4	3	2	1	0		
DATA5DIR	DATA4DIR	DATA3DIR	DATA2DIR	DATA1DIR	DATA0DIR	CLKDIR	SYNCDIR		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 30-23. DMM Pin Control 1 (DMMPC1) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads returns 0. Writes have no effect.
18	ENADIR	0 1 0 1	<b>Direction of DMMENA pin.</b>  User and privilege mode (read): 0 Pin is used as input 1 Pin is used as output  User and privilege mode (write): 0 Pin is set to input 1 Pin is set to output
17-2	DATAxDIR	0 1 0 1	<b>Direction of DMMMDATA[x] pin.</b> This bit defines whether the pin is used as input or output in GIO mode.  User and privilege mode (read): 0 Pin is used as input 1 Pin is used as output  User and privilege mode (write): 0 Pin is set to input 1 Pin is set to output

**Table 30-23. DMM Pin Control 1 (DMMPC1) Field Descriptions (continued)**

Bit	Field	Value	Description
1	CLKDIR		<p><b>Direction of DMMCLK pin.</b> This bit defines whether the pin is used as input or output in GIO mode.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Pin is used as input</li> <li>1 Pin is used as output</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Pin is set to input</li> <li>1 Pin is set to output</li> </ul>
0	SYNCDIR		<p><b>Direction of DMMSYNC pin.</b> This bit defines whether the pin is used as input or output in GIO mode.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Pin is used as input</li> <li>1 Pin is used as output</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Pin is set to input</li> <li>1 Pin is set to output</li> </ul>

### 30.3.18 DMM Pin Control 2 (DMMPC2)

The bits in this register reflect the digital representation of the voltage level at the module pins. Even if a pin is configured to be an output pin, the level can be read back via this register.

**Figure 30-24. DMM Pin Control 2 (DMMPC2) [offset = 74h]**

31									24
	Reserved								
	R-0								
23									
	Reserved					ENAIN	DATA15IN	DATA14IN	
	R-0					R/W-0	R/W-0	R/W-0	
15	14	13	12	11	10	9	17	16	
DATA13IN	DATA12IN	DATA11IN	DATA10IN	DATA9IN	DATA8IN	DATA7IN	DATA15IN	DATA14IN	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7	6	5	4	3	2	1	9	8	
DATA5IN	DATA4IN	DATA3IN	DATA2IN	DATA1IN	DATA0IN	CLKIN	DATA15IN	DATA14IN	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 30-24. DMM Pin Control 2 (DMMPC2) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads returns 0. Writes have no effect.
18	ENAIN		<b>DMMENA input.</b> This bit reflects the state of the pin in all modes. User and privilege mode (read): 0 Logic low (input voltage is $V_{IL}$ or lower) 1 Logic high (input voltage is $V_{IH}$ or higher) Privilege mode (write): writes to this bit have no effect.
17-2	DATAxIN		<b>DMMDATA[x] input.</b> This bit reflects the state of the pin in all modes. User and privilege mode (read): 0 Logic low (input voltage is $V_{IL}$ or lower) 1 Logic high (input voltage is $V_{IH}$ or higher) Privilege mode (write): writes to this bit have no effect.
1	CLKIN		<b>DMMCLK input.</b> This bit reflects the state of the pin in all modes. User and privilege mode (read): 0 Logic low (input voltage is $V_{IL}$ or lower) 1 Logic high (input voltage is $V_{IH}$ or higher) Privilege mode (write): writes to this bit have no effect.
0	SYNCIN		<b>DMMSYNC input.</b> This bit reflects the state of the pin in all modes User and privilege mode (read): 0 Logic low (input voltage is $V_{IL}$ or lower) 1 Logic high (input voltage is $V_{IH}$ or higher) Privilege mode (write): writes to this bit have no effect.

### 30.3.19 DMM Pin Control 3 (DMMPC3)

The bits in this register set the pin to logic low or high level if the pin is configured as output (Section 30.3.17).

**Figure 30-25. DMM Pin Control 3 (DMMPC3) [offset = 78h]**

31									24
	Reserved								
	R-0								
23				19	18	17	16		
	Reserved				ENAOUT	DATA15OUT	DATA14OUT		
	R-0				R/W-0	R/W-0	R/W-0		
15	14	13	12	11	10	9	8		
DATA13OUT	DATA12OUT	DATA11OUT	DATA10OUT	DATA9OUT	DATA8OUT	DATA7OUT	DATA6OUT		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7	6	5	4	3	2	1	0		
DATA5OUT	DATA4OUT	DATA3OUT	DATA2OUT	DATA1OUT	DATA0OUT	CLKOUT	SYNCOUT		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 30-25. DMM Pin Control 3 (DMMPC3) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads returns 0. Writes have no effect.
18	ENAOUT		<b>Output state of DMMENA pin.</b> This bit sets the pin to logic low or high level User and privilege mode (read): 0 Logic low (output voltage is $V_{OL}$ or lower) 1 Logic high (output voltage is $V_{OH}$ or higher) User and privilege mode (write): 0 Logic low (output voltage is set to $V_{OL}$ or lower) 1 Logic high (output voltage is set to $V_{OH}$ or higher)
17-2	DATAxOUT		<b>Output state of DMMDATA[x] pin.</b> This bit sets the pin to logic low or high level. User and privilege mode (read): 0 Logic low (output voltage is $V_{OL}$ or lower) 1 Logic high (output voltage is $V_{OH}$ or higher) User and privilege mode (write): 0 Logic low (output voltage is set to $V_{OL}$ or lower) 1 Logic high (output voltage is set to $V_{OH}$ or higher)
1	CLKOUT		<b>Output state of DMMCLK pin.</b> This bit sets the pin to logic low or high level User and privilege mode (read): 0 Logic low (output voltage is $V_{OL}$ or lower) 1 Logic high (output voltage is $V_{OH}$ or higher) User and privilege mode (write): 0 Logic low (output voltage is set to $V_{OL}$ or lower) 1 Logic high (output voltage is set to $V_{OH}$ or higher)

**Table 30-25. DMM Pin Control 3 (DMMPC3) Field Descriptions (continued)**

Bit	Field	Value	Description
0	SYNCOUT		<p><b>Output state of DMMSYNC pin.</b> This bit sets the pin to logic low or high level.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Logic low (output voltage is <math>V_{OL}</math> or lower)</li> <li>1 Logic high (output voltage is <math>V_{OH}</math> or higher)</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Logic low (output voltage is set to <math>V_{OL}</math> or lower)</li> <li>1 Logic high (output voltage is set to <math>V_{OH}</math> or higher)</li> </ul>

### 30.3.20 DMM Pin Control 4 (DMMPC4)

This register allows to set individual pins to a logic high level without having to do a read-modify-write operation as would be the case with the DMMPC3 register ([Section 30.3.19](#)). Writing a zero to a bit will not change the state of the pin.

**Figure 30-26. DMM Pin Control 4 (DMMPC4) [offset = 7Ch]**

31	Reserved								24
R-0									
23	Reserved								19 18 17 16
R-0									
15	14	13	12	11	10	9	8		
DATA13SET	DATA12SET	DATA11SET	DATA10SET	DATA9SET	DATA8SET	DATA7SET	DATA6SET		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7	6	5	4	3	2	1	0		
DATA5SET	DATA4SET	DATA3SET	DATA2SET	DATA1SET	DATA0SET	CLKSET	SYNCSET		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 30-26. DMM Pin Control 4 (DMMPC4) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads returns 0. Writes have no effect.
18	ENASET		<p><b>Sets output state of DMMENA pin to logic high.</b> Value in the ENASET bit sets the data output control register bit to 1 regardless of the current value in the ENAOUT bit.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Logic low (output voltage is <math>V_{OL}</math> or lower)</li> <li>1 Logic high (output voltage is <math>V_{OH}</math> or higher)</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 State of the pin is unchanged</li> <li>1 Logic high (output voltage is set to <math>V_{OH}</math> or higher)</li> </ul>
17-2	DATAxSET		<p><b>Sets output state of DMMDATA[x] pin to logic high.</b> Value in the DATAxSET bit sets the data output control register bit to 1 regardless of the current value in the DATAxOUT bit.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Logic low (output voltage is <math>V_{OL}</math> or lower)</li> <li>1 Logic high (output voltage is <math>V_{OH}</math> or higher)</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 State of the pin is unchanged</li> <li>1 Logic high (output voltage is set to <math>V_{OH}</math> or higher)</li> </ul>

**Table 30-26. DMM Pin Control 4 (DMMPC4) Field Descriptions (continued)**

Bit	Field	Value	Description
1	CLKSET		<p><b>Sets output state of DMMCLK pin to logic high.</b> Value in the CLKSET bit sets the data output control register bit to 1 regardless of the current value in the CLKOUT bit.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Logic low (output voltage is <math>V_{OL}</math> or lower)</li> <li>1 Logic high (output voltage is <math>V_{OH}</math> or higher)</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 State of the pin is unchanged</li> <li>1 Logic high (output voltage is set to <math>V_{OH}</math> or higher)</li> </ul>
0	SYNCSET		<p><b>Sets output state of DMMSYNC pin logic high.</b> Value in the SYNCSET bit sets the data output control register bit to 1 regardless of the current value in the SYNCOUT bit.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Logic low (output voltage is <math>V_{OL}</math> or lower)</li> <li>1 Logic high (output voltage is <math>V_{OH}</math> or higher)</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 State of the pin is unchanged</li> <li>1 Logic high (output voltage is set to <math>V_{OH}</math> or higher)</li> </ul>

### 30.3.21 DMM Pin Control 5 (DMMPC5)

This register allows to set individual pins to a logic low level without having to do a read-modify-write operation as would be the case with the DMMPC3 register ([Section 30.3.19](#)). Writing a one to a bit will change the output to a logic low level, writing a zero will not change the state of the pin.

**Figure 30-27. DMM Pin Control 5 (DMMPC5) [offset = 80h]**

31									24
	Reserved								
	R-0								
23	Reserved				19	18	17	16	
	R-0					R/W-0	R/W-0	R/W-0	
15	14	13	12	11	10	9	8		
DATA13CLR	DATA12CLR	DATA11CLR	DATA10CLR	DATA9CLR	DATA8CLR	DATA7CLR	DATA6CLR		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7	6	5	4	3	2	1	0		
DATA5CLR	DATA4CLR	DATA3CLR	DATA2CLR	DATA1CLR	DATA0CLR	CLKCLR	SYNCCLR		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 30-27. DMM Pin Control 5 (DMMPC5) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads returns 0. Writes have no effect.
18	ENACLR		<p><b>Sets output state of DMMENA pin to logic low.</b> Value in the ENACLR bit clears the data output control register bit to 0 regardless of the current value in the ENAOUT bit.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Logic low (output voltage is <math>V_{OL}</math> or lower)</li> <li>1 Logic high (output voltage is <math>V_{OH}</math> or higher)</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 State of the pin is unchanged</li> <li>1 Clears the pin to logic low (output voltage is set to <math>V_{OL}</math> or lower)</li> </ul>
17-2	DATAxCLR		<p><b>Sets output state of DMMMDATA[x] pin to logic low.</b> Value in the DATAxCLR bit clears the data output control register bit to 0 regardless of the current value in the DATAxOUT bit.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Logic low (output voltage is <math>V_{OL}</math> or lower)</li> <li>1 Logic high (output voltage is <math>V_{OH}</math> or higher)</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 State of the pin is unchanged</li> <li>1 Clears the pin to logic low (output voltage is set to <math>V_{OL}</math> or lower)</li> </ul>
1	CLKCLR		<p><b>Sets output state of DMMCLK pin to logic low.</b> Value in the CLKCLR bit clears the data output control register bit to 0 regardless of the current value in the DATAxOUT bit.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Logic low (output voltage is <math>V_{OL}</math> or lower)</li> <li>1 Logic high (output voltage is <math>V_{OH}</math> or higher)</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 State of the pin is unchanged</li> <li>1 Clears the pin to logic low (output voltage is set to <math>V_{OL}</math> or lower)</li> </ul>

**Table 30-27. DMM Pin Control 5 (DMMPC5) Field Descriptions (continued)**

Bit	Field	Value	Description
0	SYNCCLR		<p><b>Sets output state of DMMSYNC pin to logic low.</b> Value in the SYNCCCLR bit clears the data output control register bit to 0 regardless of the current value in the DATAxOUT bit.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Logic low (output voltage is <math>V_{OL}</math> or lower)</li> <li>1 Logic high (output voltage is <math>V_{OH}</math> or higher)</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 State of the pin is unchanged</li> <li>1 Clears the pin to logic low (output voltage is set to <math>V_{OL}</math> or lower)</li> </ul>

**30.3.22 DMM Pin Control 6 (DMMPC6)**

These bits configure the pins in push-pull or open-drain functionality. If configured to be open-drain, the module only drives a logic low level on the pin. An external pull-up resistor needs to be connected to the pin to pull it high when the pin is in high-impedance mode.

**Figure 30-28. DMM Pin Control 6 (DMMPC6) [offset = 84h]**

31	Reserved								24
R-0									
23				19	18	17	16		
	Reserved				ENAPDR	DATA15PDR	DATA14PDR		
	R-0				R/W-0	R/W-0	R/W-0		
15	14	13	12	11	10	9	8		
DATA13PDR	DATA12PDR	DATA11PDR	DATA10PDR	DATA9PDR	DATA8PDR	DATA7PDR	DATA6PDR		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7	6	5	4	3	2	1	0		
DATA5PDR	DATA4PDR	DATA3PDR	DATA2PDR	DATA1PDR	DATA0PDR	CLKPDR	SYNCPDR		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 30-28. DMM Pin Control 6 (DMMPC6) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads returns 0. Writes have no effect.
18	ENAPDR		<p><b>Open Drain enable.</b> Enables open drain functionality if the pin is configured as GIO output (DMMPC0[18]=0; DMMPC1[18]=1). If the pin is configured as functional pin (DMMPC0[18]=1), the open drain functionality is disabled.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Pin behaves as normal push/pull pin</li> <li>1 Pin operates in open drain mode</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Configures pin as push/pull</li> <li>1 Configures pin as open drain</li> </ul>

**Table 30-28. DMM Pin Control 6 (DMMPC6) Field Descriptions (continued)**

Bit	Field	Value	Description
17-2	DATAxPDR		<p><b>Open Drain enable.</b> Enables open drain functionality on pin if pin is configured as GIO output (DMMPC0[x]=0; DMMPC1[x]=1). If the pin is configured as functional pin (DMMPC0[x] = 1), the open drain functionality is disabled.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Pin behaves as normal push/pull pin</li> <li>1 Pin operates in open drain mode</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Configures the pin as push/pull</li> <li>1 Configures the pin as open drain</li> </ul>
1	CLKPDR		<p><b>Open Drain enable.</b> Enables open drain functionality on pin if pin is configured as GIO output (DMMPC0[1]=0; DMMPC1[1]=1). If the pin is configured as functional pin (DMMPC0[1] = 1), the open drain functionality is disabled.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Pin behaves as normal push/pull pin</li> <li>1 Pin operates in open drain mode</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Configures the pin as push/pull</li> <li>1 Configures the pin as open drain</li> </ul>
0	SYNCPDR		<p><b>Open Drain enable.</b> Enables open drain functionality on pin if pin is configured as GIO output (DMMPC0[0]=0; DMMPC1[0]=1). If the pin is configured as functional pin (DMMPC0[0] = 1), the open drain functionality is disabled.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Pin behaves as normal push/pull pin</li> <li>1 Pin operates in open drain mode</li> </ul> <p>User and privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Configures the pin as push/pull</li> <li>1 Configures the pin as open drain</li> </ul>

### 30.3.23 DMM Pin Control 7 (DMMPC7)

The bits in register control the pullup/down functionality of a pin. The internal pullup/down can be enabled or disabled by this register. The reset configuration of these bits is device implementation dependent. Please consult the device datasheet for this information.

**Figure 30-29. DMM Pin Control 7 (DMMPC7) [offset = 88h]**

31									24
	Reserved								
	R-0								
23	Reserved				19	18	17	16	
	R-0					R/W-x	R/W-x	R/W-x	
15	14	13	12	11	10	9	8		
DATA13PDIS	DATA12PDIS	DATA11PDIS	DATA10PDIS	DATA9PDIS	DATA8PDIS	DATA7PDIS	DATA6PDIS		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7	6	5	4	3	2	1	0		
DATA5PDIS	DATA4PDIS	DATA3PDIS	DATA2PDIS	DATA1PDIS	DATA0PDIS	CLKPDIS	SYNCPDIS		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 30-29. DMM Pin Control 7 (DMMPC7) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads returns 0. Writes have no effect.
18	ENAPDIS		<b>Pull disable.</b> Removes internal pullup/pulldown functionality from pin when configured as input pin (DMMPC1[18] = 0). User and privilege mode (read): 0 Pullup/pulldown functionality enabled 1 Pullup/pulldown functionality disabled User and privilege mode (write): 0 Enables pullup/pulldown functionality 1 Disables pullup/pulldown functionality
17-2	DATAxPDIS		<b>Pull disable.</b> Removes internal pullup/pulldown functionality from pin when configured as input pin (DMMPC1[x] = 0). User and privilege mode (read): 0 Pullup/pulldown functionality enabled 1 Pullup/pulldown functionality disabled User and privilege mode (write): 0 Enables pullup/pulldown functionality 1 Disables pullup/pulldown functionality
1	CLKPDIS		<b>Pull disable.</b> Removes internal pullup/pulldown functionality from pin when configured as input pin (DMMPC1[1] = 0). User and privilege mode (read): 0 Pullup/pulldown functionality enabled 1 Pullup/pulldown functionality disabled User and privilege mode (write): 0 Enables pullup/pulldown functionality 1 Disables pullup/pulldown functionality

**Table 30-29. DMM Pin Control 7 (DMMPC7) Field Descriptions (continued)**

Bit	Field	Value	Description
0	SYNCPDIS	0 1	<b>Pull disable.</b> Removes internal pullup/pulldown functionality from pin when configured as input pin (DMMPC1[0] = 0).  User and privilege mode (read): 0 Pullup/pulldown functionality enabled 1 Pullup/pulldown functionality disabled  User and privilege mode (write): 0 Enables pullup/pulldown functionality 1 Disables pullup/pulldown functionality

### 30.3.24 DMM Pin Control 8 (DMMPC8)

These bits control if the internal pullup or pulldown is configured on the input pin.

**Figure 30-30. DMM Pin Control 8 (DMMPC8) [offset = 8Ch]**

31	Reserved								24
	R-0								
23	Reserved				19	18	17	16	
	R-0				R/W-1	R/W-1	R/W-1	R/W-1	
15	14	13	12	11	10	9	8		
DATA13PSEL	DATA12PSEL	DATA11PSEL	DATA10PSEL	DATA9PSEL	DATA8PSEL	DATA7PSEL	DATA6PSEL		
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
7	6	5	4	3	2	1	0		
DATA5PSEL	DATA4PSEL	DATA3PSEL	DATA2PSEL	DATA1PSEL	DATA0PSEL	CLKPSEL	SYNCPSEL		
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 30-30. DMM Pin Control 8 (DMMPC8) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reads returns 0. Writes have no effect.
18	ENAPSEL	0 1	<b>Pull select.</b> Configures pullup or pulldown functionality if DMMPC7[18] = 0.  User and privilege mode (read): 0 Pulldown functionality enabled 1 Pullup functionality enabled  User and privilege mode (write): 0 Enables pulldown functionality 1 Enables pullup functionality
17-2	DATAxPSEL	0 1	<b>Pull select.</b> Configures pullup or pulldown functionality if DMMPC7[x] = 0.  User and privilege mode (read): 0 Pulldown functionality enabled 1 Pullup functionality enabled  User and privilege mode (write): 0 Enables pulldown functionality 1 Enables pullup functionality

**Table 30-30. DMM Pin Control 8 (DMMPC8) Field Descriptions (continued)**

Bit	Field	Value	Description
1	CLKPSEL	0 1	<b>Pull select.</b> Configures pullup or pulldown functionality if DMMPC7[1] = 0. User and privilege mode (read): 0 Pulldown functionality enabled 1 Pullup functionality enabled User and privilege mode (write): 0 Enables pulldown functionality 1 Enables pullup functionality
0	SYNCPSEL	0 1	<b>Pull select.</b> Configures pullup or pulldown functionality if DMMPC7[0] = 0. User and privilege mode (read): 0 Pulldown functionality enabled 1 Pullup functionality enabled User and privilege mode (write): 0 Enables pulldown functionality 1 Enables pullup functionality

## ***RAM Trace Port (RTP)***

This chapter describes the functionality of the RAM trace port (RTP) module. It allows the capability to perform data trace of a CPU or other master accesses to the internal RAM and peripherals.

Topic	Page
31.1 Overview .....	1690
31.2 Module Operation .....	1691
31.3 GIO Function .....	1697
31.4 Control Registers .....	1698

## 31.1 Overview

This document describes the functionality of the RAM trace port (RTP) module, which provides the features to datalog the RAM contents of the devices or accesses to peripherals without program intrusion. It can trace all data write or read accesses to internal RAM. In addition, it provides the capability to directly transfer data to a FIFO to support a CPU-controlled transmission of the data. The trace data is transmitted over a dedicated external interface.


### 31.1.1 Features

The RTP offers the following features:

- Two modes of operation - Trace Mode and Direct Data Mode
  - Trace Mode ([Section 31.2.1](#))
    - Non-intrusive data trace on write or read operation
    - Visibility of RAM content at any time on external capture hardware
    - Trace of peripheral accesses
    - 2 configurable trace regions for each RAM module to limit amount of data to be traced
    - FIFO to store data and address of data of multiple read/write operations
    - Trace of CPU and/or DMA accesses with indication of the master in the transmitted data packet
  - Direct Data Mode ([Section 31.2.2](#))
    - Directly write data with the CPU or trace read operations to a FIFO, without transmitting header and address information
- Dedicated synchronous interface to transmit data to external devices
- Free-running clock generation or clock stop mode between transmissions
- up to 100 Mbit per sec/pin transfer rate for transmitting data (up to 133MB/s; see device datasheet for maximum transmission clock frequency)
- Pins not used in functional mode can be used as GPIOs

### 31.1.2 Block Diagram

**Figure 31-1. Block Diagram RAM Trace Port Module**



## 31.2 Module Operation

The RTP module has two modes of operation: Trace Mode and Direct Data Mode.

### 31.2.1 Trace Mode

This mode traces all write or read accesses of CPU and/or a different master to the internal RAMs and the peripheral bus, if the access falls into one of the programmed trace regions. The trace regions allow to restrict the amount of data which is traced. This is done by specifying the start address and the size of the region to be traced. It is not possible to trace write and read operations in the same region at the same time.


Whenever a write or read access occurs, the address, data, size of the access (8, 16, 32, 64 bit), and which module initiated the write or read operation is captured into the FIFO of the corresponding RAM frame. Once new data is in the FIFO and the serializer is empty, the RTP transmits the data into the serializer and starts transmitting it.

The FIFOs are shifting data into the serializer in a round-robin scheme. This means if data is available in multiple FIFOs, the sequence for shifting data into the serializer is FIFO1, FIFO2 and then FIFO4. Only one entry in the respective FIFO is provided to the serializer before switching to the next FIFO. If a FIFO does not hold new data, it will be skipped. This scheme ensures that the FIFOs are drained uniformly.


#### 31.2.1.1 Packet Format in Trace Mode

[Figure 31-2](#) and [Figure 31-3](#) illustrate this format.

**Figure 31-2. Packet Format Trace Mode for RAM Locations**



**Figure 31-3. Packet Format Trace Mode for Peripheral Locations**



When RAM locations are traced, one packet consists of two bits denoting the RAM block in which the data is stored or if the access has been to a peripheral location ([Table 31-1](#)), two status bits showing the access initiator or if there was a FIFO overflow ([Table 31-2](#)), two bit size (8, 16, 32, or 64 bit) information of the data ([Table 31-3](#)), the 18-bit address for RAM accesses and  $2^{\text{SIZE}}$ x8 bits of data. If a peripheral location is traced, then the effective address reduces to 17 bits(ADDR[16:0]) and a separate bit (REG) between the SIZE information and the address denotes which programmable region has traced this peripheral access ([Table 31-4](#)). With the region identifier, the external hardware can determine which peripheral was traced.

**Table 31-1. Encoding of RAM Bits in Trace Mode Packet Format**

RAM[1:0]	RAM
0	Cortex-R4 B0TCM
1h	Cortex-R4 B1TCM
2h	Reserved
3h	Peripherals

**Table 31-2. Encoding of Status Bits in Trace Mode Packet Format**

STAT[1:0]	Status
0	normal entry CPU
1h	normal entry other Master
2h	reserved
3h	overflow of the dedicated FIFO

In the event of a FIFO overflow, an overflow will be signaled in the status bits of the next transmitted packet of that particular FIFO. The last entry in the FIFO will not be overwritten by the new data.

**Table 31-3. Encoding of SIZE bits in Trace Mode Packet Format**

SIZE[1:0]	Write/Read Size
0	8 bit
1h	16 bit
2h	32 bit
3h	64 bit

**Table 31-4. Encoding of REG in Trace Mode Packet Format**

REG	Region
0	1
1	2

The packet will be split up into several subpackets when transmitted over the RTP port pins depending on the port width configured. The port width is configured with bits PW[1:0] in the RTPGLBCTRL register ([Section 31.4.1](#)). For certain port width configurations and write/read sizes, the number of bits in a packet does not exactly match the port width for the last subpacket. The remaining bits will be filled with zeros.

**Table 31-5. Number of Transfers/Packet**

Port Width	Write/Read Size in bits			
	8	16	32	64
2	16 --> 16	20 --> 20	28 --> 28	44 --> 44
4	8 --> 8	10 --> 10	14 --> 14	22 --> 22
8	4 --> 4	5 --> 5	7 --> 7	11 --> 11
16	2 --> 2	2.5 --> 3	3.5 --> 4	5.5 --> 6

Example: For a 16-bit port and with data of 16-bit, the last transfer has to be padded with eight 0s. This effectively results in a transfer of 48 bits instead of 40. However the whole transfer is completed in 3 RTPCLK cycles.

For a detailed description of the representation of the packet on the RTP port pins, please refer to [Section 31.2.5](#).

### 31.2.2 Direct Data Mode (DDM)

In this mode, data is written directly by the CPU or other master to a dedicated capture register, ([RTPDDMW](#)). The data is then transferred from the capture register to the FIFO. In a different configuration the module traces the data on read operations on the RAM directly into the FIFOs. In Direct Data Mode, no information other than the actual data is transmitted. The address of the written data can only be determined by the order of writes or reads by the CPU or other master. This mode is especially useful if a block of data on consecutive addresses has to be transmitted.

The transfer size (8, 16, or 32 bit) is programmable, but cannot be dynamically changed. Data not written/read in the correct transfer size will be truncated/extended. For example, if the transfer size is programmed to 16 bits and a 32-bit write operation is performed, the data written to the FIFO will be 32-bit wide, however only the upper 16 bits of the FIFO will be transmitted. If an 8-bit operation is performed, bits 8-15 of the FIFO will be indeterminate, so the upper 8 bits of the data transmitted are dependent on the previous contents of the FIFO RAM.

When the module is configured in Direct Data Mode (`TM_DDM = 1`) to trace write operations (`DDM_RW = 1`) to the `RTPDDMW` register, the programming of the trace regions for all FIFOs will be ignored and data tracing, when accessing the addresses defined by the regions, will not occur. If the module is configured in read mode (`DDM_RW = 0`), and if the read access to a RAM block falls into a valid trace region, the data will be traced into the corresponding FIFO for this RAM block. Since no address information is transmitted in Direct Data Mode, the executing program has to make sure that one FIFO is completely empty (`RTPGSR`), before new data is traced into the next FIFO.

---


**NOTE:** Direct Data Mode read operation is not supported on devices with a Cortex-R4 CPU, due to the bus protocol of the TCM interface and certain performance enhancements (e.g. data packing) implemented in the core.

---

### 31.2.2.1 Packet Format in Direct Data Mode

Figure 31-4 illustrates this format.

**Figure 31-4. Packet Format in Direct Data Mode**



In Direct Data Mode write or read operations, only the data written to the `RTPDDMW` register or the data read from RAM, and therefore captured into the FIFO, will be transmitted. The packet length is programmable (8, 16, or 32 bits).

### 31.2.3 Trace Regions

To limit the amount of data to be trace, two trace regions per RAM or peripheral are implemented. These can be programmed to specific start addresses and block sizes. Depending on the device configuration (number of RAM blocks), not all regions might be implemented. Trace regions are used in Trace Mode for read or write trace and in Direct Data Mode for read trace. In Direct Data Mode write configuration, the data has to be written directly to `RTPDDMW`.

The RAM and peripherals start at fixed addresses in the devices memory map. With this the start address of a region does not need to be specified with its full 32-bit address. For RAM regions, only the lower 18-bit need to be programmed. The peripheral address frame covers a wider range and the start address needs to be programmed with the lower 24-bit.

The trace regions do not support a programmable end address; however, a block size needs to be specified for each region. The block size can be chosen from as low as 256 Bytes up to 256 kBytes (128 kBytes for peripherals).

#### 31.2.3.1 Inverse Trace Regions

The RTP can be configured to trace accesses which fall into, or are made outside of the specified regions. This can be accomplished by the `INV_RGN` bit. If this bit is 0, all access which are made inside a region are traced. If the bit is 1, all accesses outside the region are traced. The `INV_RGN` bit affects all regions of the RTP (see `RTPGLBCTRL`).

There are certain restrictions when using `INV_RGN = 1`:

- In this mode up to 2 regions can be excluded from tracing accesses to a particular RAM.

- Inverse trace regions with one or both regions of a RAM programmed with blocksize = 0 is not supported. If only one address range should be excluded from the trace, either the address range has to be covered by both regions (e.g. excluding 1kB range with two 512B regions), or both regions have to be programmed with the same start address and region size. If the whole RAM should be traced, inverse region mode should not be used, instead the 2 regions could be programmed to cover the entire address range with INV\_RGN = 0.
- Both regions have to define the same access rights (bits CPU\_DMA and RW; see [Section 31.4.4](#)) for accesses outside of the region of each RAM block, otherwise the result is undefined.
- Peripheral trace in inverse region mode is not supported. The 16 MByte peripheral address range cannot be covered entirely by the 17 bit address definition of the RTP protocol.


### 31.2.3.2 Overlapping Trace Regions

When in INV\_RGN = 0 mode with both regions overlapping and an access is done into the overlapping address range, both regions will be checked for their access rights and if one or both is satisfied, the access will be traced. In the case that both regions would allow the data to be traced, there will still be only one entry into the FIFO.

If accesses to peripherals are done within overlapping regions, the REG bit in the protocol will be 0, denoting Region 1 (see [Section 31.2.1.1](#)).

**Figure 31-5. Example for Trace Region Setup**

2 Trace Regions	
• Region 1	
– starts at 0x08001000 with size of 1kB	
– CPU write access are traced	
• Region 2	
– starts at 0x08003800 with size of 2kB	
– CPU and other master write accesses are traced	
RTPRAM1REG1 = 0x33001000	
RTPRAM1REG2 = 0x74003800	



### 31.2.3.3 Cortex-R4 Specifics

Due to the bus system used on Cortex-R4, special considerations have to be taken into account. [Figure 31-1](#) shows the block diagram of the RTP connected to the Cortex-R4 RAM interface.

Both interfaces to RAM0 and RAM1 are 64-bit wide. RAM0 and RAM1 are building a consecutive address range, where the 64-bit addresses 00, 10h, 20h, ... reside in RAM0 and 08h, 18h, 28h, ... reside in RAM1.

#### Considerations/Restrictions

- To trace a certain address range, the regions of both RAM0 ([RTPRAM1REG\[1:2\]](#)) and RAM1 ([RTPRAM2REG\[1:2\]](#)) need to be set up for the same start address and region size. Otherwise only every other 64-bit access will be traced.
- Direct Data Mode read operation is not supported on Cortex-R4. This is because the CPU uses 64-bit accesses for read operations even though the intended accesses is sub-64-bit wide. Since Direct Data Mode only supports 32-bit data transfers and the Cortex-R4 RAM interface does not provide information about which byte out of the 64-bit is accessed with the read operation, the RTP cannot determine the correct data value.
- If the RAM is protected by ECC, only 64-bit write accesses can be traced. Every 64-bit word in the RAM is protected by a corresponding 8-bit ECC checksum. When a sub-64-bit write access is performed, the Cortex-R4 has to do a read-modify-write operation of the 64-bit word to be modified in order to calculate the corresponding checksum and then write it back to memory. External hardware can still determine which portion of the 64-bit word has been modified, since the other bytes in this

word did not change.

### 31.2.4 Overflow/Empty Handling

In case the application does RAM accesses faster than the FIFO can be emptied via the external pin interface, the FIFO can overflow. The user can choose whether the program execution/data transfer should be suspended, or an overflow should be signaled in the status bits of the next, to be transmitted, message of this particular FIFO. If program execution is resumed, the data will be lost. The overflow will not be signaled in the message that is already in the serializer and being transmitted when the overflow occurs.


---

**NOTE:** The status information will only be transmitted in Trace Mode, since the Direct Data Mode packet does not contain any status information.

---

When an overflow in a FIFO occurs, the corresponding bit in [RTPGSR](#) will be set.

**Figure 31-6. FIFO Overflow Handling**



### 31.2.5 Signal Description

RTPCLK	This clock signal is used to clock out the data of the serializer. Depending on the CONTCLOCK bit, the clock can be suspended between packets or it can be free running. The RTPCLK frequency can be adjusted by the PRESCALER bits (see <a href="#">RTPGLBCTRL</a> ).
RTPSYNC	The module provides a packet-sync signal. This signal will go high on the rising edge of RTPCLK and will be valid for one RTPCLK cycle to synchronize external hardware to the data stream. The RTPSYNC pulse will be generated for each new packet.
RTPENA	This signal is an input and can be used by external hardware to stop the data transmission between packets. When the RTPENA signal goes high, the RTP will finish the current packet transmission and then stop. Once the signal is pulled low again, the RTP will resume the transfer if data is still present in the serializer or FIFOs. The RTPENA signal does not have to be used for proper module operation. It can be used in GIO mode if the external hardware cannot generate this signal. Overflows of the external system cannot be handled in this case.
RTPDATA[15:0]	These pins are used to do the actual data transfer. Data changes with the rising edge of RTPCLK. The port can be configured for different widths (PW[1:0]). The minimum port width supported is 2 pins. See <a href="#">Table 31-9</a> which pins are used for the port.

Figure 31-7 shows an example of multiple packet transmissions in Trace Mode with an interruption between packets because of RTPENA pulled high.

**Figure 31-7. RTP Packet Transfer with Sync Signal**





Figure 31-8 shows an example of a 4-bit data port with 8-bit write data (A5h) written into RAM1 (address 12345h) with no overflow in trace mode.

**Figure 31-8. Packet Format in Trace Mode**



### 31.2.6 Data Rate

The module is configurable to support different RTPCLK frequencies. Please see the device datasheet for the maximum supported frequency. HCLK will be prescaled to achieve the desired RTPCLK frequency. The prescaler supports prescale values from 1 to 8 ([RTPGLBCTRL](#)).

The effective bandwidth depends on the configuration of the module and the average data width transmitted in the packets.

### 31.3 GIO Function

Pins which are not used for RTP functionality can be used as normal GIO pins. If pins should be used in functional mode or GIO mode, they can be programmed in [RTPPC0](#). The direction of the pins can be chosen in [RTPPC1](#).

Module pins can have either an internal pullup or active pulldown that makes it possible to leave the pins unconnected externally when configured as inputs. The pins can be programmed to have the active pull capability by writing a 0 to the corresponding bit in the [RTPPC7](#) register. Writing a 1 to the corresponding bit disables the active pull functionality of the pin. A pull up can be configured by writing 1 to the corresponding bit in the [RTPPC8](#) register. Writing 0 will activate the pulldown capability. The pullup/pulldown is deactivated when a bidirectional pin is configured as an output.

The GIO pin can be configured to include an open drain functionality when they are configured as output pins. This is done by writing a 1 into the corresponding bit of the [RTPPC6](#) register. When the open drain functionality is enabled, a zero written to the data output register ([RTPPC3](#)) forces the pin to a low output voltage ( $V_{OL}$  or lower), whereas writing a 1 to the data output register ([RTPPC3](#)) forces the pin to a high impedance state. The open drain functionality is disabled when the pin is configured as an input pin.

### 31.4 Control Registers

This section describes the RTP module registers. The registers support 8-bit, 16-bit, and 32-bit writes. The base address of the RTP module is FFFF FA00h.

**Table 31-6. Module Registers**

Offset	Acronym	Register Description	Section
00	RTPGLBCTRL	RTP Global Control Register	<a href="#">Section 31.4.1</a>
04h	RTPTRENA	RTP Trace Enable Register	<a href="#">Section 31.4.2</a>
08h	RTPGSR	RTP Global Status Register	<a href="#">Section 31.4.3</a>
0Ch, 10h	RTPRAM1REG	RTP RAM 1 Trace Region Register	<a href="#">Section 31.4.4</a>
14h, 18h	RTPRAM2REG	RTP RAM 2 Trace Region Register	<a href="#">Section 31.4.5</a>
24h, 28h	RTPPERREG	RTP Peripheral Trace Region Register	<a href="#">Section 31.4.6</a>
2Ch	RTPDDMW	RTP Direct Data Mode Write Register	<a href="#">Section 31.4.7</a>
34h	RTPPC0	RTP Pin Control 0 Register	<a href="#">Section 31.4.8</a>
38h	RTPPC1	RTP Pin Control 1 Register	<a href="#">Section 31.4.9</a>
3Ch	RTPPC2	RTP Pin Control 2 Register	<a href="#">Section 31.4.10</a>
40h	RTPPC3	RTP Pin Control 3 Register	<a href="#">Section 31.4.11</a>
44h	RTPPC4	RTP Pin Control 4 Register	<a href="#">Section 31.4.12</a>
48h	RTPPC5	RTP Pin Control 5 Register	<a href="#">Section 31.4.13</a>
4Ch	RTPPC6	RTP Pin Control 6 Register	<a href="#">Section 31.4.14</a>
50h	RTPPC7	RTP Pin Control 7 Register	<a href="#">Section 31.4.15</a>
54h	RTPPC8	RTP Pin Control 8 Register	<a href="#">Section 31.4.16</a>

### 31.4.1 RTP Global Control Register (RTPGLBCTRL)

The configuration of the module can be changed with this register. Figure 31-9 and Table 31-7 illustrate this register.

**Figure 31-9. RTP Global Control Register (RTPGLBCTRL) [offset = 00h]**

31	25	24	23	19	18	16		
Reserved	TEST		Reserved	PRESCALER				
R-0	R/WP-0			R-0	R/WP-7h			
15	14	13	12	11	10	9 8		
Reserved	DDM_WIDTH		DDM_RW	TM_DDM	PW			
R-0	R/WP-0		R/WP-0	R/WP-0	R/WP-0			
7	6	5	4	3				
RESET	CONTCLK	HOVF	INV_RGN	ON/OFF				
R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-5h				

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 31-7. RTP Global Control Register (RTPGLBCTRL) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	TEST		<p>By setting the bit, the FIFO RAM will be mapped into the SYSTEM Peripheral frame starting at address 0xFFFF83000. Each FIFO will start at a 1k boundary. Each FIFO entry will be aligned to a 128 bit boundary. See <a href="#">Table 31-8</a> for a listing of the FIFOs and their corresponding addresses.</p> <p>User and privilege mode (read):            0 The FIFO RAM is not accessible in the memory map.            1 The FIFO RAM is mapped to address FFF8 3000h</p> <p>Privilege mode (write):            0 Disables mapping of the FIFO RAM            1 Enables mapping of the FIFO RAM into address FFF8 3000h</p>
18-16	PRESCALER		<p>The prescaler divides HCLK down to the desired RTPCLK frequency. The maximum RTPCLK frequency specified in the device datasheet must not be exceeded. No dynamic change of RTPCLK is supported. The module should be switched off by the ON/OFF bits in this register before changing the prescaler.</p> <p>User and privilege mode read, privilege mode write:            0 The prescaler is HCLK/1.            1h The prescaler is HCLK/2.            2h The prescaler is HCLK/3.            3h The prescaler is HCLK/4.            4h The prescaler is HCLK/5.            5h The prescaler is HCLK/6.            6h The prescaler is HCLK/7.            7h The prescaler is HCLK/8.</p>
15-14	Reserved	0	Read returns 0. Writes have no effect.
13-12	DDM_WIDTH		<p>Direct data mode word size width. This bit field configures the number of bits that will be transmitted in Direct Data Mode.</p> <p>User and privilege mode read, privilege mode write:            0 The word size width is 8 bits.            1h The word size width is 16 bits.            2h The word size width is 32 bits.            3h Reserved</p>

**Table 31-7. RTP Global Control Register (RTPGLBCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
11	DDM_RW	0	Direct Data Mode User and privilege mode (read): Read tracing in Direct Data Mode is enabled.
		1	Write tracing in Direct Data Mode to DDMW register is enabled. Privilege mode (write): Enable read tracing in Direct Data Mode. The RW bits in the RTPRAMxREGy registers to be ignored.
		0	Enable read tracing in Direct Data Mode. The RW bits in the RTPRAMxREGy registers to be ignored (Section 31.4.4).
		1	Write tracing in Direct Data Mode to DDMW register is enabled. The RW bits in the RTPRAMxREGy registers to be ignored (Section 31.4.4).
10	TM_DDM	0	Trace Mode or Direct Data Mode User and privilege mode (read): Module is configured in Trace Mode.
		1	Module is configured in Direct Data Mode. Privilege mode (write): Configure module to Trace Mode.
		0	Configure module to Direct Data Mode.
		1	
9-8	PW	0	Port width. This bit field configures the RTP to the desired port width. Pins that are not used for functional mode can be used as GIO pins. See Table 31-9 for which pins are used for the port.
		1h	The RTP is 2 pins wide.
		2h	The RTP is 4 pins wide.
		3h	The RTP is 8 pins wide.
			The RTP is 16 pins wide.
7	RESET	0	This bit resets the state machine and the registers to their reset value. This reset ensures that no data left in the FIFOs is shifted out after switching on the module with the ON/OFF bit. User and privilege mode (read): The RTP module is out of reset.
		1	The RTP module is in reset. Privilege mode (write): Do not reset the module.
		0	Reset the module.
		1	
6	CONTCLK	0	Continuous RTPCLK enable. User and privilege mode (read): The RTPCLK is stopped between transmissions.
		1	The RTPCLK is free running. Privilege mode (write): Stop RTPCLK between transmissions.
		0	Configure RTPCLK as free running.
		1	
5	HOVF	0	Halt on overflow. This bit indicates whether the CPU or DMA is halted while only one location in the FIFO is empty in Trace Mode or Direct Data Mode (read). User and privilege mode (read): The current data transfer to the FIFO will not be suspended in case of a full FIFO.
		1	The current data transfer to the FIFO will be suspended in case of a full FIFO. Privilege mode (write): The halt on FIFO overflow will be disabled. The data transfer will not be suspended and will be discarded. Data written to the RTPDDMW register will overwrite the RTPDDMW register.
		0	
		1	The halt on FIFO overflow will be enabled. Data written to the already full FIFO will be written once the FIFO is emptied again. The data transfer to the FIFO will be suspended and signaled to the CPU or other master while there is still data to be shifted out. When there is an empty FIFO location again, the transfer of the data to the FIFO will be finished.

**Table 31-7. RTP Global Control Register (RTPGLBCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
4	INV_RGN	0 1	<p>Trace inside or outside of defined trace regions.</p> <p>User and privilege mode (read):</p> <p>Accesses inside the trace regions are traced.</p> <p>Accesses outside the trace regions are traced.</p> <p>Privilege mode (write):</p> <p>Allow tracing of accesses inside the regions set in RTPRAMxREGy</p> <p>Allow tracing of accesses outside the regions set in RTPRAMxREGy (<a href="#">Section 31.4.4</a>)</p>
3-0	ON/OFF	Ah All Others  Ah All Others	<p>ON/Off switch.</p> <p>User and privilege mode (read):</p> <p>Tracing of data is enabled.</p> <p>Tracing of data is disabled.</p> <p>Privilege mode (write):</p> <p>Enable Tracing of data. If there is any previous captured data remaining, it will be shifted out.</p> <p>Disable tracing of data. If there is still data left in the shift register, it will be shifted out before disabling the shift operations. The data captured in the FIFO remains there until the ON/OFF bits are set to Ah.</p> <p><b>NOTE:</b> It is recommended to write 5h to disable the module to prevent a soft error from enabling the module inadvertently by a single bit flip.</p>

**Table 31-8. FIFO Corresponding Addresses**

FIFO	Address
1	FFF8 3000h
2	FFF8 3400h
4	FFF8 3C00h

**Table 31-9. Pins Used for Data Communication**

Port Width (PW)	Pins Used
00	RTPDATA[1:0]
01	RTPDATA[3:0]
10	RTPDATA[7:0]
11	RTPDATA[15:0]

### 31.4.2 RTP Trace Enable Register (RTPTRENA)

This register enables/disables tracing of the different RAM blocks or the peripherals individually. Figure 31-10 and Table 31-10 illustrate this register.

**Figure 31-10. RTP Trace Enable Register (RTPTRENA) [offset = 04h]**

31	25	24	23	16
Reserved	ENA4		Reserved	
R-0	R/WP-0		R-0	
15	9	8	7	1 0
Reserved	ENA2		Reserved	ENA1
R-0	R/WP-0		R-0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 31-10. RTP Trace Enable Register (RTPTRENA) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Read returns 0. Writes have no effect.
24	ENA4		<p>Enable tracing for peripherals. This bit enables tracing into FIFO4 in trace mode (read/write) or direct data mode (read) operations. In Direct Data Mode write operations, this bit will be ignored and tracing into FIFO4 will be disabled.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Tracing is disabled.</li> <li>1 Tracing is enabled.</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Disable tracing. If RTPGLBCTRL.ON/OFF = Ah, data already captured in FIFO4 will still be transmitted ( <a href="#">RTPGLBCTRL</a>).</li> <li>1 Enable tracing.</li> </ul>
23-9	Reserved	0	Read returns 0. Writes have no effect.
8	ENA2		<p>Enable tracing for RAM block 2. This bit enables tracing into FIFO2 in Trace Mode (read/write) or Direct Data Mode (read) operations. In Direct Data Mode write operations, this bit will be ignored and tracing into FIFO2 will be disabled.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Tracing is disabled.</li> <li>1 Tracing is enabled.</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Disable tracing. If RTPGLBCTRL.ON/OFF = Ah, data already captured in FIFO2 will still be transmitted.</li> <li>1 Enable tracing.</li> </ul>
7-1	Reserved	0	Read returns 0. Writes have no effect.
0	ENA1		<p>Enable tracing for RAM block 1. This bit enables tracing into FIFO1 in Trace Mode (read/write) or Direct Data Mode (read) operations. In Direct Data Mode write operations, this bit will be ignored and tracing into FIFO1 will be disabled.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Tracing is disabled.</li> <li>1 Tracing is enabled.</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Disable tracing. If RTPGLBCTRL.ON/OFF = Ah, data already captured in FIFO1 will still be transmitted.</li> <li>1 Enable tracing.</li> </ul>

### 31.4.3 RTP Global Status Register (RTPGSR)

This register provides status information of the module. [Figure 31-11](#) and [Table 31-11](#) illustrate this register.

**Figure 31-11. RTP Global Status Register (RTPGSR) [offset = 08h]**

31								16
Reserved								
15	13	12	11	10	9	8		
Reserved	EMPTYSER	EMPTYPER	Reserved	EMPTY2	EMPTY1			
R-0	R-1	R-1	R-0	R-1	R-1			
7	4	3	2	1	0			
Reserved				OVFPER	Reserved	OVF2	OVF1	
				R/WPC-0	R-0	R/WPC-0	R/WPC-0	

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 31-11. RTP Global Status Register (RTPGSR) [offset = 08h] Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Read returns 0. Writes have no effect.
12	EMPTYSER	0	Serializer empty. This bit determines if there is data left in the serializer.
		1	Serializer holds data which is shifted out
			Serializer is empty.
11	EMPTYPER	0	Peripheral FIFO empty. This bit determines if there are entries left in the FIFO.
		1	FIFO4 contains entries
			FIFO4 is empty.
10	Reserved	0	Read returns 0. Writes have no effect.
9	EMPTY2	0	RAM block 2 FIFO empty. This bit determines if there are entries left in the FIFO.
		1	FIFO2 contains entries
			FIFO2 is empty.
8	EMPTY1	0	RAM block 1 FIFO empty. This bit determines if there are entries left in the FIFO.
		1	FIFO1 contains entries
			FIFO1 is empty.
7-4	Reserved	0	Read returns 0. Writes have no effect.
3	OVFPER	0	<b>Overflow peripheral FIFO.</b> This flag indicates that FIFO4 had all locations full and another attempt to write data to it occurred. The bit will not be cleared automatically if the FIFO is emptied again. The bit will stay set until the CPU clears it.  User and privilege mode (read): 0 No overflow occurred. 1 An overflow occurred.  Privilege mode (write): 0 Writing a zero to this bit has no effect. 1 The bit is cleared.
2	Reserved	0	Read returns 0. Writes have no effect.

**Table 31-11. RTP Global Status Register (RTPGSR) [offset = 08h] Field Descriptions (continued)**

Bit	Field	Value	Description
1	OVF2		<p><b>Overflow RAM block 2 FIFO.</b> This flag indicates that FIFO2 had all locations full and another attempt to write data to it occurred. The bit will not be cleared automatically if the FIFO is emptied again. The bit will stay set until the CPU clears it.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No overflow occurred.</li> <li>1 An overflow occurred.</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Writing a zero to this bit has no effect.</li> <li>1 The bit is cleared.</li> </ul>
0	OVF1		<p><b>Overflow RAM block 1 FIFO.</b> This flag indicates that FIFO1 had all locations full and another attempt to write data to it occurred. The bit will not be cleared automatically if the FIFO is emptied again. The bit will stay set until the CPU clears it.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 No overflow occurred.</li> <li>1 An overflow occurred.</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Writing a zero to this bit has no effect.</li> <li>1 The bit is cleared.</li> </ul>

### 31.4.4 RTP RAM 1 Trace Region [1:2] Register (RTPRAM1REG[1:2])

Figure 31-12 and Table 31-12 illustrate these registers.

**Figure 31-12. RTP RAM 1 Trace Region [1:2] Register (RTPRAM1REG[1:2]) [offset = 0Ch, 10h]**

	31	30	29	28	27	24	23	18	17	16
Rsvd.	CPU_DMA	RW	BLOCKSIZE			Reserved			STARTADDR	
R-0	R/WP-0	R/WP-0	R/WP-0			R-0			R/WP-0	
15				STARTADDR			R/WP-0			0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 31-12. RTP RAM 1 Trace Region [1:2] Register (RTPRAM1REG[1:2]) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read returns 0. Writes have no effect.
30-29	CPU_DMA		<p><b>CPU and/or other master access.</b> This bit field indicates if read or write operations are traced either coming from the CPU and/or from the other master.</p> <p>User and privilege mode read, privilege mode write:</p> <ul style="list-style-type: none"> <li>0 Read or write operations are traced when coming from the CPU and the other master.</li> <li>1h Read or write operations are traced only when coming from the CPU.</li> <li>2h Read or write operations are traced only when coming from the other master.</li> <li>3h Reserved</li> </ul>
28	RW		<p><b>Read/Write.</b> This bit indicates if read or write operations are traced in Trace Mode or Direct Data Mode (read operation). If configured for write in Direct Data Mode (<a href="#">RTPGLBCTRL</a>), the data captured will be discarded. A write operation in Direct Data Mode has to be directly to the <a href="#">RTPDDMW</a> register instead of to RAM. Depending on the INV_RGN bit setting, accesses into or outside the region will be traced.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Read operations will be captured.</li> <li>1 Write operations will be captured.</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Trace read accesses.</li> <li>1 Trace write accesses.</li> </ul>
27-24	BLOCKSIZE		<p>These bits define the length of the trace region. Depending on the setting of INV_RGN (<a href="#">RTPGLBCTRL</a>), accesses inside or outside the region defined by the start address and blocksize will be traced. If all bits of BLOCKSIZE are 0, the region is disabled and no data will be captured.</p> <p>Region size (in bytes):</p> <ul style="list-style-type: none"> <li>0 0</li> <li>1h 256</li> <li>2h 512</li> <li>3h 1K</li> <li>4h 2K</li> <li>Ah 128K</li> <li>Bh 256K</li> <li>Ch-Fh Reserved</li> </ul>
23-18	Reserved	0	Read returns 0. Writes have no effect.
17-0	STARTADDR	0-3 FFFFh	These bits define the starting address of the address region that should be traced. The start address has to be a multiple of the block size chosen. If the start address is not a multiple of the block size, the start of the region will begin at the next lower block size boundary.

### 31.4.5 RTP RAM 2 Trace Region [1:2] Register (RTPRAM2REG[1:2])

Figure 31-13 and Table 31-13 illustrate these registers.

**Figure 31-13. RTP RAM 2 Trace Region [1:2] Register (RTPRAM2REG[1:2]) [offset = 14h, 18h]**

	31	30	29	28	27	24	23	18	17	16
Rsvd.	CPU_DMA	RW	BLOCKSIZE			Reserved			STARTADDR	
R-0	R/WP-0	R/WP-0	R/WP-0			R-0			R/WP-0	
15						0				
STARTADDR										R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 31-13. RTP RAM 2 Trace Region [1:2] Register (RTPRAM2REG[1:2]) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read returns 0. Writes have no effect.
30-29	CPU_DMA		<b>CPU and/or other master access.</b> This bit field indicates if read or write operations are traced either coming from the CPU and/or from the other master. User and privilege mode read, privilege mode write: 0 Read or write operations are traced when coming from the CPU and the other master. 1h Read or write operations are traced only when coming from the CPU. 2h Read or write operations are traced only when coming from the other master. 3h Reserved
28	RW		<b>Read/Write.</b> This bit indicates if read or write operations are traced in Trace Mode or Direct Data Mode (read operation). If configured for write in Direct Data Mode ( <a href="#">RTPGLBCTRL</a> ), the data captured will be discarded. A write operation in Direct Data Mode has to be directly to the <a href="#">RTPDDMW</a> register instead of to RAM. Depending on the INV_RGN bit setting, accesses into or outside the region will be traced. User and privilege mode (read): 0 Read operations will be captured. 1 Write operations will be captured. <b>Privilege mode (write):</b> 0 Trace read accesses. 1 Trace write accesses.
27-24	BLOCKSIZE		These bits define the length of the trace region. Depending on the setting of INV_RGN ( <a href="#">RTPGLBCTRL</a> ), accesses inside or outside the region defined by the start address and blocksize will be traced. If all bits of BLOCKSIZE are 0, the region is disabled and no data will be captured. Region size (in bytes): 0 0 1h 256 2h 512 3h 1K 4h 2K Ah 128K Bh 256K Ch-Fh Reserved
23-18	Reserved	0	Read returns 0. Writes have no effect.
17-0	STARTADDR	0-3 FFFFh	These bits define the starting address of the address region that should be traced. The start address has to be a multiple of the block size chosen. If the start address is not a multiple of the block size, the start of the region will begin at the next lower block size boundary.

### 31.4.6 RTP Peripheral Trace Region [1:2] Registers (RTPPERREG[1:2])

FIFO4 is dedicated for tracing the peripheral accesses. Since the peripheral frame is 16 Mbytes, the start address has to be defined as a 24-bit value. However, only bits 16 to 0 will be transmitted in the protocol. Bit REG (Section 31.2.1.1) in the protocol will be 0 if there was an access to the range defined by RTPPERREG1. REG will be 1 if the access was into the range defined by RTPPERREG2. Figure 31-14 and Table 31-14 illustrate these registers.

**Figure 31-14. RTP Peripheral Trace Region [1:2] Register (RTPPERREG[1:2]) [offset = 24h, 28h]**

31	30	29	28	27	24	23	16
Rsvd.	CPU_DMA	RW		BLOCKSIZE		STARTADDR	
R-0	R/WP-0	R/WP-0		R/WP-0		R/WP-0	
15					STARTADDR		0
					R/WP-0		

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 31-14. RTP Peripheral Trace Region [1:2] Register (RTPPERREG[1:2]) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read returns 0. Writes have no effect.
30-29	CPU_DMA		<p><b>CPU and/or other master access.</b> This bit field indicates if read or write operations are traced either coming from the CPU and/or from the other master.</p> <p>User and privilege mode read, privilege mode write:</p> <ul style="list-style-type: none"> <li>0 Read or write operations are traced when coming from the CPU and the other master.</li> <li>1h Read or write operations are traced only when coming from the CPU.</li> <li>2h Read or write operations are traced only when coming from the other master.</li> <li>3h Reserved</li> </ul>
28	RW		<p><b>Read/Write.</b> This bit indicates if read or write operations are traced in Trace Mode or Direct Data Mode (read operation). If configured for write in Direct Data Mode ( RTPGLBCTRL), the data captured will be discarded. A write operation in Direct Data Mode has to be directly to the RTPDDMW register instead of to RAM. Depending on the INV_RGN bit setting, accesses into or outside the region will be traced.</p> <p>User and privilege mode (read):</p> <ul style="list-style-type: none"> <li>0 Read operations will be captured.</li> <li>1 Write operations will be captured.</li> </ul> <p>Privilege mode (write):</p> <ul style="list-style-type: none"> <li>0 Trace read accesses.</li> <li>1 Trace write accesses.</li> </ul>
27-24	BLOCKSIZE		<p>These bits define the length of the trace region. Depending on the setting of INV_RGN ( RTPGLBCTRL), accesses inside or outside the region defined by the start address and blocksize will be traced. If all bits of BLOCKSIZE are 0, the region is disabled and no data will be captured.</p> <p>Region size (in bytes):</p> <ul style="list-style-type: none"> <li>0 0</li> <li>1h 256</li> <li>2h 512</li> <li>3h 1K</li> <li>4h 2K</li> <li>Ah 128K</li> <li>Bh 256K</li> <li>Ch-Fh Reserved</li> </ul>
23-0	STARTADDR	0-FF FFFFh	These bits define the starting address of the address region that should be traced. The start address has to be a multiple of the block size chosen. If the start address is not a multiple of the block size, the start of the region will begin at the next lower block size boundary.

### 31.4.7 RTP Direct Data Mode Write Register (RTPDDMW)

The CPU has to write data to this register if the module is used in Direct Data Mode write configuration. Figure 31-15 and Table 31-15 illustrate this register.

**Figure 31-15. RTP Direct Data Mode Write Register (RTPDDMW) [offset = 2Ch]**

31		16
	DATA	
	R/W-0	
15		0
	DATA	
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31-15. RTP Direct Data Mode Write Register (RTPDDMW) [offset = 2Ch] Field Descriptions**

Bit	Field	Value	Description
31-0	DATA	0xFFFF FFFFh	This register must be written to in a Direct Data Mode write operation to store the data into FIFO1. Data written must be right-aligned. If the FIFO is full, the reaction depends on the setting of the HOVF bit ( <a href="#">RTPGLBCTRL</a> ). If the bit is set, the master writing the data will be waitstated. If the bit is cleared, previous data written to the register will be overwritten.  Reads of this register always return 0.

### 31.4.8 RTP Pin Control 0 Register (RTPPC0)

This register configures the RTP pins as functional or GIO pins. Once the pin is configured in functional mode, it overrides the settings in the RTPPC1 register. Writing to RTPPC3, RTPPC4 and RTPPC5 will have no effect for pins configured as functional pins. Figure 31-16 and Table 31-16 illustrate this register.

**Figure 31-16. RTP Pin Control 0 Register (RTPPC0) [offset = 34h]**

31	19	18	17	16
Reserved		ENAFUNC	CLKFUNC	SYNCFUNC
R-0	R/W-0	R/W-0	R/W-0	
15	DATAFUNC			0
		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31-16. RTP Pin Control 0 Register (RTPPC0) [offset = 34h] Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18	ENAFUNC	0 1	<b>Functional mode of RTPENA pin.</b> User and privilege mode (read): Pin is used in GIO mode. Pin is used in functional mode. User and privilege mode (write): Configure pin to GIO mode. Configure pin to functional mode.
17	CLKFUNC	0 1	<b>Functional mode of RTPCLK pin.</b> User and privilege mode (read): Pin is used in GIO mode. Pin is used in functional mode. User and privilege mode (write): Configure pin to GIO mode. Configure pin to functional mode.
16	SYNCFUNC	0 1	<b>Functional mode of RTPSYNC pin.</b> User and privilege mode (read): Pin is used in GIO mode. Pin is used in functional mode. User and privilege mode (write): Configure pin to GIO mode. Configure pin to functional mode.
15-0	DATAFUNC	0 1	<b>Functional mode of RTPDATA[15:0] pins.</b> These bits define whether the pins are used in functional mode or in GIO mode. Each bit represents a single pin. User and privilege mode (read): Pin is used in GIO mode. Pin is used in functional mode. User and privilege mode (write): Configure pin to GIO mode. Configure pin to functional mode.

### 31.4.9 RTP Pin Control 1 Register (RTPPC1)

Once the pin is configured in functional mode (RTPPC0, Section 31.4.8), configuring the corresponding bit in RTPPC1 to 0 will not disable the output driver. Figure 31-17 and Table 31-17 illustrate this register.

**Figure 31-17. RTP Pin Control 1 Register (RTPPC1) [offset = 38h]**

31	19	18	17	16
Reserved		ENADIR	CLKDIR	SYNCDIR
R-0		R/W-0	R/W-0	R/W-0
15	DATADIR			0
		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31-17. RTP Pin Control 1 Register (RTPPC1) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18	ENADIR		<b>Direction of RTPENA pin.</b> This bit defines whether the pin is used as input or output in GIO mode. This bit has no effect when the pin is configured in functional mode. User and privilege mode (read): 0 Pin is used as input. 1 Pin is used as output. User and privilege mode (write): 0 Configure pin to input mode. 1 Configure pin to output mode.
17	CLKDIR		<b>Direction of RTPCLK pin.</b> This bit defines whether the pin is used as input or output in GIO mode. This bit has no effect when the pin is configured in functional mode. User and privilege mode (read): 0 Pin is used as input. 1 Pin is used as output. User and privilege mode (write): 0 Configure pin to input mode. 1 Configure pin to output mode.
16	SYNCDIR		<b>Direction of RTPSYNC pin.</b> This bit defines whether the pin is used as input or output in GIO mode. This bit has no effect when the pin is configured in functional mode. User and privilege mode (read): 0 Pin is used as input. 1 Pin is used as output. User and privilege mode (write): 0 Configure pin to input mode. 1 Configure pin to output mode.
15-0	DATADIR		<b>Direction of RTPDATA[15:0] pins.</b> These bits define whether the pins are used as input or output in GIO mode. These bits have no effect when the pins are configured in functional mode. Each bit represents a single pin. User and privilege mode (read): 0 Pin is used as input. 1 Pin is used as output. User and privilege mode (write): 0 Configure pin to input mode. 1 Configure pin to output mode.

### 31.4.10 RTP Pin Control 2 Register (RTPPC2)

This register represents the input value of the pins if when in GIO or functional mode. Figure 31-18 and Table 31-18 illustrate this register.

**Figure 31-18. RTP Pin Control 2 Register (RTPPC2) [offset = 3Ch]**

31	19	18	17	16
Reserved		ENAIN	CLKIN	SYNCIN
R-0		R-x	R-x	R-x
15				0
		DATAIN		
		R-x		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31-18. RTP Pin Control 2 Register (RTPPC2) [offset = 3Ch] Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18	ENAIN	0	<b>RTPENA input.</b> This bit reflects the state of the pin in all modes. Writes to this bit have no effect. User and privilege mode (read): The pin is at logic low (0) (input voltage is $V_{IL}$ or lower). The pin is at logic high (1) (input voltage is $V_{IH}$ or higher).
17	CLKIN	0	<b>RTPCLK input.</b> This bit reflects the state of the pin in all modes. Writes to this bit have no effect. User and privilege mode (read): The pin is at logic low (0) (input voltage is $V_{IL}$ or lower). The pin is at logic high (1) (input voltage is $V_{IH}$ or higher).
16	SYNCIN	0	<b>RTPSYNC input.</b> This bit reflects the state of the pin in all modes. Writes to this bit have no effect. User and privilege mode (read): The pin is at logic low (0) (input voltage is $V_{IL}$ or lower). The pin is at logic high (1) (input voltage is $V_{IH}$ or higher).
15-0	DATAIN	0	<b>RTPDATA[15:0] input.</b> These bits reflect the state of the pins in all modes. Each bit represents a single pin. Writes to this bit have no effect. User and privilege mode (read): The pin is at logic low (0) (input voltage is $V_{IL}$ or lower). The pin is at logic high (1) (input voltage is $V_{IH}$ or higher).

### 31.4.11 RTP Pin Control 3 Register (RTPPC3)

The bits in this register define the state of the pins when configured in GIO mode as output pins. Once a pin is configured in functional mode (RTPPC0), changing the state of the corresponding bit in RTPPC3 will not affect the pin's state. Figure 31-19 and Table 31-19 illustrate this register.

**Figure 31-19. RTP Pin Control 3 Register (RTPPC3) [offset = 40h]**

31	19	18	17	16
Reserved		ENAOUT	CLKOUT	SYNCOUT
	R-0	R/W-0	R/W-0	R/W-0
15	DATAOUT			0
		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31-19. RTP Pin Control 3 Register (RTPPC3) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18	ENAOUT	0	<b>RTPENA output.</b> This pin sets the output state of the RTPENA pin. User and privilege mode (read): The pin is configured to output logic low (0) (output voltage is $V_{OL}$ or lower). The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): Set pin to logic low (0) (output voltage is $V_{OL}$ or lower). Set pin to logic high (1) (output voltage is $V_{OH}$ or higher).
17	CLKOUT	0	<b>RTPCLK output.</b> This pin sets the output state of the RTPCLK pin. User and privilege mode (read): The pin is configured to output logic low (0) (output voltage is $V_{OL}$ or lower). The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): Set pin to logic low (0) (output voltage is $V_{OL}$ or lower). Set pin to logic high (1) (output voltage is $V_{OH}$ or higher).
16	SYNCOUT	0	<b>RTPSYNC output.</b> This pin sets the output state of the RTPSYNC pin. User and privilege mode (read): The pin is configured to output logic low (0) (output voltage is $V_{OL}$ or lower). The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): Set pin to logic low (0) (output voltage is $V_{OL}$ or lower). Set pin to logic high (1) (output voltage is $V_{OH}$ or higher).
15-0	DATAOUT	0	<b>RTPDATA[15:0] output.</b> These bits set the output state of the RTPDATA[15:0] pins. Each bit represents a single pin. User and privilege mode (read): The pin is configured to output logic low (0) (output voltage is $V_{OL}$ or lower). The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): Set pin to logic low (0) (output voltage is $V_{OL}$ or lower). Set pin to logic high (1) (output voltage is $V_{OH}$ or higher).

### 31.4.12 RTP Pin Control 4 Register (RTPPC4)

This register provides the option to set pins to a logic 1 level without influencing the state of other pins. It eliminates the read-modify-write operation necessary with RTPPC3. Once the pin is configured in functional mode ( RTPPC0), setting the corresponding bit to one in RTPPC4 will not affect the pin's state. Figure 31-20 and Table 31-20 illustrate this register.

**Figure 31-20. RTP Pin Control 4 Register (RTPPC4) [offset = 44h]**

31	19	18	17	16
Reserved		ENASET	CLKSET	SYNCSET
R-0		R/W-0	R/W-0	R/W-0
15	DATASET	0		
		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31-20. RTP Pin Control 4 Register (RTPPC4) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18	ENASET	0	<b>Sets the output state of RTPENA pin to logic high.</b> Value in the ENASET bit sets the data output control register bit to 1 regardless of the current value in the ENAOUT bit . User and privilege mode (read): 0 The pin is configured to output a logic low (0) (output voltage is $V_{OL}$ or lower). 1 The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): 0 Writing a zero to this bit has no effect. 1 Set pin to logic high (1) (output voltage is $V_{OH}$ or higher).
17	CLKSET	0	<b>Sets the output state of RTPCLK pin to logic high.</b> Value in the CLKSET bit sets the data output control register bit to 1 regardless of the current value in the CLKOUT bit. User and privilege mode (read): 0 The pin is configured to output a logic low (0) (output voltage is $V_{OL}$ or lower). 1 The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): 0 Writing a zero to this bit has no effect. 1 Set pin to logic high (1) (output voltage is $V_{OH}$ or higher).
16	SYNCSET	0	<b>Sets output state of RTPSYNC pin logic high.</b> Value in the SYNCSET bit sets the data output control register bit to 1 regardless of the current value in the SYNCOUT bit. User and privilege mode (read): 0 The pin is configured to output a logic low (0) (output voltage is $V_{OL}$ or lower). 1 The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): 0 Writing a zero to this bit has no effect. 1 Set pin to logic high (1) (output voltage is $V_{OH}$ or higher).
15-0	DATASET	0	<b>Sets output state of RTPDATA[15:0] pins to logic high.</b> Value in the DATAxSET bit sets the data output control register bit to 1 regardless of the current value in the DATAxOUT bit. User and privilege mode (read): 0 The pin is configured to output a logic low (0) (output voltage is $V_{OL}$ or lower). 1 The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): 0 Writing a zero to this bit has no effect. 1 Set pin to logic high (1) (output voltage is $V_{OH}$ or higher).

### 31.4.13 RTP Pin Control 5 Register (RTPPC5)

This register provides the option to set pins to a logic 0 level without influencing the state of other pins. It eliminates the read-modify-write operation necessary with RTPPC3. Once the pin is configured in functional mode ( RTPPC0), setting the corresponding bit to one in RTPPC5 will not affect the pinstate. Figure 31-21 and Table 31-21 illustrate this register.

**Figure 31-21. RTP Pin Control 5 Register (RTPPC5) [offset = 48h]**

31	19	18	17	16
Reserved		ENACLR	CLKCLR	SYNCCLR
R-0		R/W-0	R/W-0	R/W-0
15	DATACLR			0
		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31-21. RTP Pin Control 5 Register (RTPPC5) [offset = 48h] Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18	ENACLR		<b>Sets the output state of RTPENA pin to logic high.</b> Value in the ENASET bit sets the data output control register bit to 1 regardless of the current value in the ENAOUT bit . User and privilege mode (read): 0 The pin is configured to output a logic low (0) (output voltage is $V_{OL}$ or lower). 1 The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): 0 Writing a zero to this bit has no effect. 1 Set pin to logic low (0) (output voltage is $V_{OL}$ or lower).
17	CLKCLR		<b>Sets output state of RTPCLK pin to logic low.</b> Value in the CLKCLR bit sets the data output control register bit to 0 regardless of the current value in the CLKOUT bit User and privilege mode (read): 0 The pin is configured to output a logic low (0) (output voltage is $V_{OL}$ or lower). 1 The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): 0 Writing a zero to this bit has no effect. 1 Set pin to logic low (0) (output voltage is $V_{OL}$ or lower).
16	SYNCCLR		<b>Sets output state of RTPSYNC pin logic low.</b> Value in the SYNCCLR bit clears the data output control register bit to 0 regardless of the current value in the SYNCOUT bit. User and privilege mode (read): 0 The pin is configured to output a logic low (0) (output voltage is $V_{OL}$ or lower). 1 The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): 0 Writing a zero to this bit has no effect. 1 Set pin to logic low (0) (output voltage is $V_{OL}$ or lower).
15-0	DATACLR		<b>Sets output state of RTPDATA[15:0] pins to logic low.</b> Value in the DATAxCLR bit clears the data output control register bit to 0 regardless of the current value in the DATAxOUT bit. User and privilege mode (read): 0 The pin is configured to output a logic low (0) (output voltage is $V_{OL}$ or lower). 1 The pin is configured to output logic high (1) (output voltage is $V_{OH}$ or higher). User and privilege mode (write): 0 Writing a zero to this bit has no effect. 1 Set pin to logic low (0) (output voltage is $V_{OL}$ or lower).

### 31.4.14 RTP Pin Control 6 Register (RTPPC6)

These bits configure the pins in push-pull or open-drain functionality. If configured to be open-drain, the module only drives a logic low level on the pin. An external pull-up resistor needs to be connected to the pin to pull it high when the pin is in high-impedance mode. Figure 31-22 and Table 31-22 illustrate this register.

**Figure 31-22. RTP Pin Control 6 Register (RTPPC6) [offset = 4Ch]**

31	19	18	17	16
Reserved		ENAPDR	CLKPDR	SYNCPDR
R-0		R/W-0	R/W-0	R/W-0
15	DATAPDR	0		
		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31-22. RTP Pin Control 6 Register (RTPPC6) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18	ENAPDR		<b>RTPENA Open drain enable.</b> This bit enables open drain functionality on the pin if it is configured as a GIO output (RTPPC0[18]=0; RTPPC1[18]=1). If the pin is configured as a functional pin (RTPPC0[18]=1), the open drain functionality is disabled. User and privilege mode (read): 0 Pin behaves as normal push/pull pin 1 Pin operates in open drain mode User and privilege mode (write): 0 Configures the pin as push/pull 1 Configures the pin as open drain
17	CLKPDR		<b>RTPCLK Open drain enable.</b> This bit enables open drain functionality on the pin if it is configured as GIO output (RTPPC0[17]=0; RTPPC1[17]=1). If the pin is configured as functional pin (RTPPC0[17]=1), the open drain functionality is disabled. User and privilege mode (read): 0 Pin behaves as normal push/pull pin 1 Pin operates in open drain mode User and privilege mode (write): 0 Configures the pin as push/pull 1 Configures the pin as open drain
16	SYNCPDR		<b>RTPSYNC Open drain enable.</b> This bit enables open drain functionality on the pin if it is configured as a GIO output (RTPPC0[16]=0; RTPPC1[16]=1). If pin is configured as functional pin (RTPPC0[16]=1), the open drain functionality is disabled. User and privilege mode (read): 0 Pin behaves as normal push/pull pin 1 Pin operates in open drain mode User and privilege mode (write): 0 Configures the pin as push/pull 1 Configures the pin as open drain

**Table 31-22. RTP Pin Control 6 Register (RTPPC6) Field Descriptions (continued)**

Bit	Field	Value	Description								
15-0	DATAPDR		<p><b>RTPDATA[15:0] Open drain enable.</b> These bits enable open drain functionality on the pins if they are configured as a GIO output (RTPPC0[15:0]=0; RTPPC1[15:0]=1). If the pins are configured as functional pins (RTPPC0[15:0]=1), the open drain functionality is disabled.</p> <p>User and privilege mode (read):</p> <table> <tr> <td>0</td><td>Pin behaves as normal push/pull pin</td></tr> <tr> <td>1</td><td>Pin operates in open drain mode</td></tr> </table> <p>User and privilege mode (write):</p> <table> <tr> <td>0</td><td>Configures the pin as push/pull</td></tr> <tr> <td>1</td><td>Configures the pin as open drain</td></tr> </table>	0	Pin behaves as normal push/pull pin	1	Pin operates in open drain mode	0	Configures the pin as push/pull	1	Configures the pin as open drain
0	Pin behaves as normal push/pull pin										
1	Pin operates in open drain mode										
0	Configures the pin as push/pull										
1	Configures the pin as open drain										

### 31.4.15 RTP Pin Control 7 Register (RTPPC7)

The bits in register control the pullup/down functionality of a pin. The internal pullup/down can be enabled or disabled by this register. The reset configuration of these bits is device implementation dependent. Please consult the device datasheet for this information. [Figure 31-23](#) and [Table 31-23](#) illustrate this register.

**Figure 31-23. RTP Pin Control 7 Register (RTPPC7) [offset = 50h]**

31	19	18	17	16
Reserved		ENADIS	CLKDIS	SYNCDIS
R-0		R/W-x	R/W-x	R/W-x
15	0	DATADIS		
		R/W-x		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31-23. RTP Pin Control 7 Register (RTPPC7) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18	ENADIS	0 1 0 1	<b>RTPENA Pull disable.</b> This bit removes internal pullup/pulldown functionality from the pin when it is configured as an input pin (RTPPC1[18]=0). User and privilege mode (read): 0 Pullup/pulldown functionality enabled 1 Pullup/pulldown functionality disabled User and privilege mode (write): 0 Enables pullup/pulldown functionality 1 Disables pullup/pulldown functionality
17	CLKDIS	0 1 0 1	<b>RTPCLK Pull disable.</b> This bit removes the internal pullup/pulldown functionality from the pin when it is configured as an input pin (RTPPC1[17]=0). User and privilege mode (read): 0 Pullup/pulldown functionality enabled 1 Pullup/pulldown functionality disabled User and privilege mode (write): 0 Enables pullup/pulldown functionality 1 Disables pullup/pulldown functionality
16	SYNCDIS	0 1 0 1	<b>RTPSYNC Pull disable.</b> Removes internal pullup/pulldown functionality from the pin when configured as an input pin (RTPPC1[16]=0). User and privilege mode (read): 0 Pullup/pulldown functionality enabled 1 Pullup/pulldown functionality disabled User and privilege mode (write): 0 Enables pullup/pulldown functionality 1 Disables pullup/pulldown functionality
15-0	DATADIS	0 1 0 1	<b>RTPDATA[15:0] Pull disable.</b> Removes internal pullup/pulldown functionality from the pins when configured as input pins (RTPPC1[15:0]=0). User and privilege mode (read): 0 Pullup/pulldown functionality enabled 1 Pullup/pulldown functionality disabled User and privilege mode (write): 0 Enables pullup/pulldown functionality 1 Disables pullup/pulldown functionality

### 31.4.16 RTP Pin Control 8 Register (RTPPC8)

These bits control if the internal pullup or pulldown is configured on the input pin. [Figure 31-24](#) and [Table 31-24](#) illustrate this register.

**Figure 31-24. RTP Pin Control 8 Register (RTPPC8) [offset = 54h]**

31	19	18	17	16
Reserved		ENAPSEL	CLKPSEL	SYNCPSEL
R-0		R/W-1	R/W-1	R/W-1
15	DATAPSEL			0
		R/W-1		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 31-24. RTP Pin Control 8 Register (RTPPC8) [offset = 54h] Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Read returns 0. Writes have no effect.
18	ENAPSEL		<b>RTPENA Pull select.</b> This bit configures pullup or pulldown functionality if RTPPC7[18]=0. User and privilege mode (read): 0 Pulldown functionality enabled 1 Pullup functionality enabled User and privilege mode (write): 0 Enables pulldown functionality 1 Enables pullup functionality
17	CLKPSEL		<b>RTPCLK Pull select.</b> This bit configures pullup or pulldown functionality if RTPPC7[17]=0. User and privilege mode (read): 0 Pulldown functionality enabled 1 Pullup functionality enabled User and privilege mode (write): 0 Enables pulldown functionality 1 Enables pullup functionality
16	SYNCPSEL		<b>RTPSYNC Pull select.</b> This bit configures pullup or pulldown functionality if RTPPC7[16]=0. User and privilege mode (read): 0 Pulldown functionality enabled 1 Pullup functionality enabled User and privilege mode (write): 0 Enables pulldown functionality 1 Enables pullup functionality
15-0	DATAPSEL		<b>RTPDATA[15:0] Pull select.</b> These bits configure pullup or pulldown functionality if RTPPC7[15:0]=0. User and privilege mode (read): 0 Pulldown functionality enabled 1 Pullup functionality enabled User and privilege mode (write): 0 Enables pulldown functionality 1 Enables pullup functionality

## eFuse Controller

This chapter describes the eFuse controller.

Topic	Page
32.1 Overview .....	1720
32.2 Introduction .....	1720
32.3 eFuse Controller Testing .....	1720
32.4 eFuse Controller Registers .....	1723

## 32.1 Overview

Electrically programmable fuses (eFuses) are used to configure the device after deassertion of PORRST. The eFuse values are read and loaded into internal registers as part of the power-on-reset sequence. The eFuse values are protected with single bit error correction, double bit error detection (SECDED) codes. These fuses are programmed during the initial factory test of the device. The eFuse controller is designed so that the state of the eFuses cannot be changed once the device is packaged.

## 32.2 Introduction

The eFuse controller automatically reads the values of the eFuses and shifts them into registers during the power-on reset sequence. No action is required from the application code. However, in a safety critical application, the user code should check to see if a correctable or an uncorrectable error was detected during the reset sequence and then perform a self-test on the eFuse controller ECC logic.

## 32.3 eFuse Controller Testing

### 32.3.1 eFuse Controller Connections to ESM

There are three connections from the eFuse controller to the Error Signaling Module (ESM). If an uncorrectable error occurs during the loading of the eFuse values after reset, a group three, channel one error and a group one channel 40 error are sent to the ESM. The group three error will cause the ERROR pin to go low. If during the eFuse loading a correctable error occurs, only a group one channel 40 error is sent to the ESM. If an error occurs during the eFuse controller self test, then a group one channel 41 error and a group one channel 40 error are sent to the ESM. After reset, by default, the group one errors do not affect the ERROR pin. If the software enables the appropriate bit in the appropriate ESM Influence Error Pin Set/Status Register (ESMIEPSRn) while the group one error is set, the ERROR pin will go low.

**Table 32-1. ESM Signals Set by eFuse Controller**

ESM Signal	Uncorrected Load Failure	Correctable Load Error	Self Test		
			eFuse Self Test	eFuse stuck at 0 Test	
				Version a: with Error pin	Version b: without Error pin
Group 3 Channel 1	X			X	
Group 1 Channel 40	X	X	X		
Group 1 Channel 41			X	X	X

### 32.3.2 Checking for eFuse Errors After Power Up

For safety critical systems, it is required that you check the status of the eFuse controller after a device reset. A suggested flow chart for checking the eFuse controller after device reset is shown in [Figure 32-1](#). Failures during the eFuse self test can be grouped into three levels of severity. Depending on the safety critical application, the error handling for each error type may be different.

#### 32.3.2.1 Class 1 Error

A class 1 error of the eFuse controller means that there was a failure during the autoload sequence. The values read from the eFuses cannot be relied on. All device operation is suspect. A class 1 error is indicated by a signal to group 3 channel 1 of the ESM. This will cause the ERROR pin to go active low.

#### 32.3.2.2 Class 2 Errors

A class 2 error is an indication that the safety checks of the eFuse controller did not work. These are also serious errors because you can no longer guarantee that a more severe error did not occur.

### 32.3.2.3 Class 3 Error

A class 3 error indicates that there was a single bit failure reading the eFuses that was corrected by ECC bits. Proper operation is still likely, but the system is now at a higher risk for a future non-correctable error. When a correctable error occurs, ESM group 1, channel 40 will be set. In the suggested flow chart shown in [Figure 32-1](#) below, the single bit error is determined by directly reading the eFuse error status register, and not depending on the integrity of the connections between the eFuse controller and the ESM.

### 32.3.2.4 Stuck at Zero Test

The purpose of the stuck at zero test is to verify that the eFuse controller could signal the ESM if an autoload error did occur. It basically verifies the path through the eFuse controller and to the ESM. This is done by writing a special instruction to the eFuse controller boundary register, then verifying that the proper bits are set in the eFuse controller pins register. Upon successful completion of this test ESM group 1 channel 41 and ESM group 3 channel 1 will be set. This will force the `ERROR` pin low.

- Version A
  - Write boundary register (address 0xFFFF8C01C) with 0x003FC000 to set the error signals.
  - Read pins register (address 0xFFFF8C02C) and verify that bits 14, 12, 11 and 10 are set.
  - Write boundary register (address 0xFFFF8C01C) with 0x003C0000, to clear the error signals.
  - Verify that ESM group 1 channel 41 and group 3 channel 1 are set, then clear them.

If the system cannot support a test which causes the `ERROR` pin to go low, then the stuck at zero test can be modified as follows:

- Version B
  - Write boundary register (address 0xFFFF8C01C) with 0x003BC000.
  - Read pins register (address 0xFFFF8C02C) and verify that bits 14, 12, and 11 are set.
  - Write boundary register (address 0xFFFF8C01C) with 0x003C0000, to clear the error signals.
  - Verify that ESM group 1 channel 41 is set, then clear it.


This alternate method provides less test coverage because the path from the uncorrectable error signal from the eFuse controller to the ESM is not specifically tested. However, even if this path is broken, reading the five eFuse error status bits will indicate that an error occurred.

### 32.3.2.5 eFuse ECC Logic Self Test

The eFuse controller self test performs extensive validation of the ECC logic in the eFuse controller. This test should only be performed once for every device PORRST cycle. Perform the self test by following these steps:

- Write 0x00000258 to the self test cycles register (EFCSTCY) at address 0xFFFF8C048.
- Write 0x5362F97F to the self test signature register (EFCSTSIG) at address 0xFFFF8C04C.
- Write 0x0000200F to the boundary register at address 0xFFFF8C01C. This triggers the self test. The test takes 610 VCLK cycles to complete. The application can poll bit 15 of the pins register at address 0xFFFF8C02C to wait for the test to complete.
- Check ESM group 1 channels 40 and 41 for any errors, neither should be set.
- Verify that bits 4 to 0 of the eFuse Error Status register at address 0xFFFF8C03C are zero.

Figure 32-1. eFuse Self Test Flow Chart



## 32.4 eFuse Controller Registers

All registers in the eFuse Controller module are 32-bit, word-aligned; 8-bit, 16-bit and 32-bit accesses are allowed. The following table provides a quick reference to each of these registers. Specific bit descriptions are discussed in the following subsections. The base address for the control registers is 0xFFFF8C000.


**Table 32-2. eFuse Controller Registers**

Offset	Acronym	Register Description	Section
FFF8 C01Ch	EFCBOUND	EFC Boundary Control Register	Section 32.4.1
FFF8 C02Ch	EFCPINS	EFC Pins Register	Section 32.4.2
FFF8 C03Ch	EFC_ERR_STAT	EFC Error Status Register	Section 32.4.3
FFF8 C048h	EFC_ST_CY	EFC Self Test Cycles Register	Section 32.4.4
FFF8 C04Ch	EFC_ST_SIG	EFC Self Test Signature Register	Section 32.4.5

### 32.4.1 EFC Boundary Control Register (EFCBOUND)

Figure 32-2 and Table 32-3 describe the EFCBOUND register. The eFuse Boundary Control Register is used to test the connections between the eFuse controller and the ESM module. The eFuse Boundary Control Register is also used to initiate an eFuse controller ECC self-test.

**Figure 32-2. EFC Boundary Control Register (EFCBOUND) [offset = 1Ch]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 32-3. EFC Boundary Register (EFCBOUND) Field Descriptions**

Bit	Field	Value	Description
31-22	Reserved	0	Read returns 0. Writes have no effect.
21	EFC Self Test Error	0	This bit drives the self test error signal when bit 17 (Self Test Error OE) is high. This signal is attached to ESM error Group 1, Channel 41.
		1	Drives the self test error signal low if Self Test OE is high
		1	Drives the self test error signal high if Self Test OE is high
20	EFC Single Bit Error	0	This bit drives the single bit error signal when bit 16 (Single bit Error OE) is high. This signal is attached to ESM error Group 1, Channel 40.
		1	Drives the self test error signal low if Single Bit Error OE is high
		1	Drives the self test error signal high if Single Bit Error OE is high
19	EFC Instruction Error	0	This bit drives the instruction error signal when bit 15 (Instruction Error OE) is high. This signal is used to denote an error occurred during e-fuse programming. This signal is not attached to the ESM.
		1	Drives the Instruction Error signal low if Instruction Error OE is high
		1	Drives the Instruction Error signal high if Instruction Error OE is high

**Table 32-3. EFC Boundary Register (EFCBOUND) Field Descriptions (continued)**

Bit	Field	Value	Description
18	EFC Autoload Error	0	This bit drives the Autoload Error signal when bit 14 (Autoload Error OE) is high. This signal is attached to ESM error Group 3, Channel 1.
			Drives the Autoload Error signal low if Autoload Error OE is high
		1	Drives the Autoload Error signal high if Autoload Error OE is high
17	Self Test Error OE	0	The Self Test Error Output Enable bit determines if the EFC Self Test signal comes from the eFuse controller or from bit 21 of the boundary register.
			EFC Self Test Error comes from eFuse controller
		1	EFC Self Test Error comes from the boundary register
16	Single Bit Error OE	0	The single bit error output enable signal determines if the EFC Single Bit Error signal comes from the eFuse controller or from bit 20 of the boundary register.
			EFC Single Bit Error comes from eFuse controller
		1	EFC Single Bit Error comes from the boundary register
15	Instruction Error OE	0	The instruction error output enable signal determines if the EFC Instruction Error signal comes from the eFuse controller or from bit 19 of the boundary register.
			EFC Instruction Error comes from eFuse controller
		1	EFC Instruction Error comes from the boundary register
14	Autoload Error OE	0	The autoload error output enable signal determines if the EFC Autoload Error signal comes from the eFuse controller or from bit 18 of the boundary register.
			EFC Autoload Error comes from eFuse controller
		1	EFC Autoload Error comes from the boundary register
13	EFC ECC Selftest Enable	0	The eFuse Controller ECC Selftest Enable bit starts the selftest of the ECC logic if the four input enable bits (EFCBOUND[3:0]) are all 1s.
			No action
		1	Start ECC selftest if EFCBOUND[3:0] are Fh.
12-4	Reserved	0	Read returns 0. Writes have no effect.
3-0	Input Enable	Fh	The eFuse Controller ECC Selftest Enable bit starts the selftest of the ECC logic if the four input enable bits (EFCBOUND[3:0]) are all 1s.
		All others	ECC selftest can be started if "EFC ECC Selftest Enable", bit 13, is set ECC selftest cannot be started.

### 32.4.2 EFC Pins Register (EFCPINS)

Figure 32-3 and Figure 32-3 describe the EFCPINS register.

**Figure 32-3. EFC Pins Register (EFCPINS) [offset = 2Ch]**

31	Reserved							16
	R-0							
15	EFC Selftest Done	EFC Selftest Error	Reserved	EFC Single Bit Error	EFC Instruction Error	EFC Autoload Error	Reserved	8
R-0	R-0	R-0	R-x	R-0	R-x	R-x	R-0	0
7	Reserved							
	R-0							

LEGEND: R = Read only; -n = value after reset

**Table 32-4. EFC Pins Register (EFCPINS) Field Descriptions**

Bit	Name	Value	Description
31–16	Reserved	0	Reads return zeros, writes have no effect.
15	EFC Selftest Done	0	This bit can be polled to determine when the EFC ECC selftest is complete
		1	EFC ECC selftest is not complete.
		1	EFC ECC selftest is complete.
14	EFC Selftest Error	0	This bit indicates the pass/fail status of the EFC ECC Selftest once the EFC Selftest Done bit (bit 15) is set.
		0	EFC ECC Selftest passed.
		1	EFC ECC Selftest failed
13	Reserved	0	Reads return zeros. Do NOT write a 1 to this bit.
12	EFC Single Bit Error	0	This bit indicates if a single bit error was corrected by the ECC logic during the autoload after reset.
		0	No single bit error was detected.
		1	A single bit error was detected and corrected
11	EFC Instruction Error	0	This bit indicates an error occurred during a factory test or program operation. This bit should not be set from normal use.
		0	No instruction error detected.
		1	An error occurred during a factory test or program operation.
10	EFC Autoload Error	0	This bit indicates that some non-correctable error occurred during the autoload sequence after reset. This bit also sets ESM group 3, channel 1.
		0	The autoload function completed successfully.
		1	There were non-correctable errors during the autoload sequence
9–0	Reserved	0	Reads return zeros. Do NOT write a 1 to this bit.

### 32.4.3 EFC Error Status Register (EFCERRSTAT)

Figure 32-4 and Table 32-5 describe the EFCERRSTAT register.

**Figure 32-4. EFC Error Status Register (EFCERRSTAT) [offset = 3Ch]**

31	Reserved				8
R-0					
7	6	5	4		0
Reserved	Instruc Done			Error Code	

R-0 R/W-0 R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 32-5. EFC Error Status Register (EFCERRSTAT) Field Descriptions**

Bit	Name	Value	Description
31–6	Reserved	0	Reads return zeros, writes have no effect.
5	Instruc Done	0	Instruction done. Used to indicate that the eFuse self test has completed
		1	The eFuse controller is still executing
4-0	Error Code	0	The error status of the last instruction executed by the eFuse Controller
		No error	
		5h	An uncorrectable (multibit) error was detected during the power-on autoload sequence
		15h	At least one single bit error was detected and corrected during the power-on autoload sequence
		18h	The signature generated by the ECC self-test logic did not match the goldensignature written in the EFCSTSIG register. The EDAC circuitry might have a fault.
		All other values	All other values are reserved for e-fuse system tests and are not expected to occur in normal system use.

### 32.4.4 EFC Self Test Cycles Register (EFCSTCY)

Figure 32-5 and Table 32-6 describe the EFCSTCY register.

**Figure 32-5. EFC Self Test Cycles Register (EFCSTCY) [offset = 48h]**

31	Cycles[31:16]				16
R/W-0					
15	Cycles[15:0]				0
	R/W-0				

LEGEND: R/W = Read/Write; -n = value after reset

**Table 32-6. EFC Self Test Cycles Register (EFCSTCY) Field Descriptions**

Bit	Name	Description
31–0	Cycles	This register is used to determine the number of cycles to run the eFuse controller ECC logic self test. It is recommended to use a value of 600 (0x00000258).

### 32.4.5 EFC Self Test Signature Register (EFCSTSIG)

Figure 32-6 and Table 32-7 describe the EFCSTSIG register.

**Figure 32-6. EFC Self Test Cycles Register (EFCSTSIG) [offset = 4Ch]**

31	Signature[31:16]	16
	R/W-0	
15	Signature[15:0]	0
	R/W-0	

LEGEND: R/W = Read/Write; -n = value after reset

**Table 32-7. EFC Self Test Cycles Register (EFCSTSIG) Field Descriptions**

Bit	Name	Description
31–0	Signature	This register is used to hold the expected signature for the eFuse ECC logic self test. It is recommended to write a value of 0x5362F97F to this register and a value of 600 to the EFCSTCT register. If after running the eFuse ECC logic self test, the calculated signature does not match the expected signature in the EFCSTSIG register, then a value of 11000b is stored in the EFCERRSTAT register.

## Revision History

Minor changes have been made throughout this document. [Table A-1](#) lists major changes made since the previous version of this document.

**Table A-1. Revision History**

Chapter	Location	Additions/Modifications/Deletions
Architecture	<a href="#">Section 2.5.1.48</a>	Added a note that a system reset generated via ICEPICK is also reflected by the watchdog reset flag
	<a href="#">Section 2.5.1.20</a>	Updated MSTGCR to remove MBIST_ALGO_SEL field.
	<a href="#">Table 2-18</a>	Removed MSTFAIL register and marked it as "Reserved"
F021 Flash	<a href="#">Chapter 5</a>	Extensive rewrite including the addition of several diagnostic mode control registers
TCRAM	<a href="#">Section 6.2</a>	Updated description of support for ECC logic
CPU STC	<a href="#">Section 8.4.10</a>	Added STCSCSCR register description
Oscillator and PLL	<a href="#">Section 10.4</a>	Updated the frequency range for the untrimmed HF LPO clock source
DCC	<a href="#">Figure 11-1</a>	Updated block diagram
	<a href="#">Section 11.2</a>	Revised description of module when used in single-shot measurement mode
DCAN	<a href="#">Chapter 24</a>	Added several clarifications and reorganized information
POM	<a href="#">Chapter 18</a>	Added new chapter for the Parameter Overlay Module
eFuse	<a href="#">Chapter 32</a>	Added new chapter for the eFuse controller

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
<b>TI E2E Community</b>	<a href="http://e2e.ti.com">e2e.ti.com</a>