]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/search
sja1000: synchronous with AXI, duplex register access (WIP)