]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/history - system/src/constrs/microzed_CAN-CC_RevA.xdc
projects / fpga / zynq / canbench-sw.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
scripts: include script for applying new FPGA design at runtime.
[fpga/zynq/canbench-sw.git] / system / src / constrs / microzed_CAN-CC_RevA.xdc
2016-05-16 Martin Jerabeksystem: added constraints file blob | commitdiff | raw
CAN benchmark FPGA design and software for MicroZed board