LIBS:vccio
LIBS:JX1
LIBS:JX2
+LIBS:mcp
LIBS:canbench-hw-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
-Sheet 4 5
+Sheet 3 10
Title ""
Date ""
Rev ""
Comment4 ""
$EndDescr
$Comp
-L MicroZed_JX1 JX?
+L MicroZed_JX1 JX1
U 1 1 56EA175D
-P 8400 3350
-F 0 "JX?" H 8400 5950 50 0000 C CNN
-F 1 "MicroZed_JX1" H 8400 750 50 0000 C CNN
-F 2 "" H 8400 3350 60 0000 C CNN
-F 3 "" H 8400 3350 60 0000 C CNN
- 1 8400 3350
+P 8400 3550
+F 0 "JX1" H 8400 6150 50 0000 C CNN
+F 1 "MicroZed_JX1" H 8400 950 50 0000 C CNN
+F 2 "61083_10x:61083_10x" H 8400 3550 60 0001 C CNN
+F 3 "" H 8400 3550 60 0000 C CNN
+ 1 8400 3550
-1 0 0 -1
$EndComp
$Comp
-L GND #PWR?
+L GND #PWR031
U 1 1 56EAC3D7
P 7100 5950
-F 0 "#PWR?" H 7100 5700 50 0001 C CNN
+F 0 "#PWR031" H 7100 5700 50 0001 C CNN
F 1 "GND" H 7100 5800 50 0000 C CNN
F 2 "" H 7100 5950 50 0000 C CNN
F 3 "" H 7100 5950 50 0000 C CNN
1 0 0 -1
$EndComp
$Comp
-L GND #PWR?
+L GND #PWR032
U 1 1 56EAC446
P 9600 6050
-F 0 "#PWR?" H 9600 5800 50 0001 C CNN
+F 0 "#PWR032" H 9600 5800 50 0001 C CNN
F 1 "GND" H 9600 5900 50 0000 C CNN
F 2 "" H 9600 6050 50 0000 C CNN
F 3 "" H 9600 6050 50 0000 C CNN
1 9600 6050
1 0 0 -1
$EndComp
+$Comp
+L +5V #PWR033
+U 1 1 56EB53C2
+P 6850 3650
+F 0 "#PWR033" H 6850 3500 50 0001 C CNN
+F 1 "+5V" H 6850 3800 50 0000 C CNN
+F 2 "" H 6850 3650 50 0000 C CNN
+F 3 "" H 6850 3650 50 0000 C CNN
+ 1 6850 3650
+ 1 0 0 -1
+$EndComp
+$Comp
+L +5V #PWR034
+U 1 1 56EB5D91
+P 9850 3700
+F 0 "#PWR034" H 9850 3550 50 0001 C CNN
+F 1 "+5V" H 9850 3850 50 0000 C CNN
+F 2 "" H 9850 3700 50 0000 C CNN
+F 3 "" H 9850 3700 50 0000 C CNN
+ 1 9850 3700
+ 1 0 0 -1
+$EndComp
+$Comp
+L VCCIO_34 #PWR035
+U 1 1 56EB7912
+P 6850 4700
+F 0 "#PWR035" H 6850 4550 50 0001 C CNN
+F 1 "VCCIO_34" H 6850 4850 50 0000 C CNN
+F 2 "" H 6850 4700 50 0000 C CNN
+F 3 "" H 6850 4700 50 0000 C CNN
+ 1 6850 4700
+ 1 0 0 -1
+$EndComp
+$Comp
+L VCCIO_34 #PWR036
+U 1 1 56EB8845
+P 9850 4700
+F 0 "#PWR036" H 9850 4550 50 0001 C CNN
+F 1 "VCCIO_34" H 9850 4850 50 0000 C CNN
+F 2 "" H 9850 4700 50 0000 C CNN
+F 3 "" H 9850 4700 50 0000 C CNN
+ 1 9850 4700
+ 1 0 0 -1
+$EndComp
+Text Label 6550 1100 0 60 ~ 0
+CARRIER_SRST#
+Text Label 10300 1100 2 60 ~ 0
+PWR_ENABLE
+Text Label 10300 1200 2 60 ~ 0
+PWR_VBATT
+Text Label 6550 1200 0 60 ~ 0
+FPGA_DONE
+Text HLabel 6550 1200 0 60 3State ~ 0
+FPGA_DONE
+Text HLabel 6550 1100 0 60 3State ~ 0
+CARRIER_SRST#
+Text HLabel 10300 1100 2 60 3State ~ 0
+PWR_ENABLE
+Text Label 6550 1400 0 60 ~ 0
+CAN1_RXD
+Text Label 6550 1500 0 60 ~ 0
+CAN1_TXD
+Text Label 6550 1700 0 60 ~ 0
+CAN2_RXD
+Text Label 6550 1800 0 60 ~ 0
+CAN2_TXD
+Text Label 6550 2000 0 60 ~ 0
+CAN3_RXD
+Text Label 6550 2100 0 60 ~ 0
+CAN3_TXD
+Text Label 6550 2300 0 60 ~ 0
+CAN4_RXD
+Text Label 6550 2400 0 60 ~ 0
+CAN4_TXD
+Text Label 6550 1300 0 60 ~ 0
+CAN_STBY
Wire Wire Line
7400 1600 7100 1600
Wire Wire Line
Wire Wire Line
9400 1900 9600 1900
Connection ~ 9600 1900
-$Comp
-L +5V #PWR?
-U 1 1 56EB53C2
-P 6850 3650
-F 0 "#PWR?" H 6850 3500 50 0001 C CNN
-F 1 "+5V" H 6850 3800 50 0000 C CNN
-F 2 "" H 6850 3650 50 0000 C CNN
-F 3 "" H 6850 3650 50 0000 C CNN
- 1 6850 3650
- 1 0 0 -1
-$EndComp
Wire Wire Line
6850 3800 7400 3800
Wire Wire Line
Wire Wire Line
7250 3700 7250 3800
Connection ~ 7250 3800
-$Comp
-L +5V #PWR?
-U 1 1 56EB5D91
-P 9850 3700
-F 0 "#PWR?" H 9850 3550 50 0001 C CNN
-F 1 "+5V" H 9850 3850 50 0000 C CNN
-F 2 "" H 9850 3700 50 0000 C CNN
-F 3 "" H 9850 3700 50 0000 C CNN
- 1 9850 3700
- 1 0 0 -1
-$EndComp
Wire Wire Line
9400 3800 9850 3800
Wire Wire Line
Wire Wire Line
9500 3700 9500 3800
Connection ~ 9500 3800
-$Comp
-L VCCIO_34 #PWR?
-U 1 1 56EB7912
-P 6850 4700
-F 0 "#PWR?" H 6850 4550 50 0001 C CNN
-F 1 "VCCIO_34" H 6850 4850 50 0000 C CNN
-F 2 "" H 6850 4700 50 0000 C CNN
-F 3 "" H 6850 4700 50 0000 C CNN
- 1 6850 4700
- 1 0 0 -1
-$EndComp
Wire Wire Line
6850 4800 7400 4800
Wire Wire Line
Wire Wire Line
7250 4700 7250 4800
Connection ~ 7250 4800
-$Comp
-L VCCIO_34 #PWR?
-U 1 1 56EB8845
-P 9850 4700
-F 0 "#PWR?" H 9850 4550 50 0001 C CNN
-F 1 "VCCIO_34" H 9850 4850 50 0000 C CNN
-F 2 "" H 9850 4700 50 0000 C CNN
-F 3 "" H 9850 4700 50 0000 C CNN
- 1 9850 4700
- 1 0 0 -1
-$EndComp
Wire Wire Line
9400 4800 9850 4800
Wire Wire Line
9850 4800 9850 4700
Wire Wire Line
- 6650 1100 7400 1100
-Text Label 6650 1100 0 60 ~ 0
-CARRIER_SRST#
+ 6550 1100 7400 1100
Wire Wire Line
10300 1100 9400 1100
-Text Label 10300 1100 2 60 ~ 0
-PWR_ENABLE
Wire Wire Line
10300 1200 9400 1200
-Text Label 10300 1200 2 60 ~ 0
-PWR_VBATT
Wire Wire Line
- 6650 1200 7400 1200
-Text Label 6650 1200 0 60 ~ 0
-FPGA_DONE
+ 6550 1200 7400 1200
+Wire Wire Line
+ 6550 1300 7400 1300
+Wire Wire Line
+ 6550 1400 7400 1400
+Wire Wire Line
+ 6550 1500 7400 1500
+Wire Wire Line
+ 6550 1700 7400 1700
+Wire Wire Line
+ 6550 1800 7400 1800
+Wire Wire Line
+ 6550 2000 7400 2000
+Wire Wire Line
+ 6550 2100 7400 2100
+Wire Wire Line
+ 6550 2300 7400 2300
+Wire Wire Line
+ 6550 2400 7400 2400
+$Sheet
+S 1200 1250 550 1400
+U 570043D5
+F0 "User I/O" 60
+F1 "user-io.sch" 60
+F2 "VCCIO" I L 1200 1350 60
+F3 "SW_1" I R 1750 1450 60
+F4 "SW_2" I R 1750 1550 60
+F5 "SW_3" I R 1750 1650 60
+F6 "SW_4" I R 1750 1750 60
+F7 "SW_5" I R 1750 1850 60
+F8 "SW_6" I R 1750 1950 60
+F9 "SW_7" I R 1750 2050 60
+F10 "SW_8" I R 1750 2150 60
+F11 "KEY_1" I R 1750 2250 60
+F12 "KEY_2" I R 1750 2350 60
+F13 "KEY_3" I R 1750 2450 60
+F14 "KEY_4" I R 1750 2550 60
+$EndSheet
+$Comp
+L VCCIO_35 #PWR037
+U 1 1 57076F8A
+P 1000 1250
+F 0 "#PWR037" H 1000 1100 50 0001 C CNN
+F 1 "VCCIO_35" H 1000 1400 50 0000 C CNN
+F 2 "" H 1000 1250 50 0000 C CNN
+F 3 "" H 1000 1250 50 0000 C CNN
+ 1 1000 1250
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 1000 1250 1000 1350
+Wire Wire Line
+ 1000 1350 1200 1350
+Wire Wire Line
+ 1750 1450 2200 1450
+Wire Wire Line
+ 1750 1550 2200 1550
+Wire Wire Line
+ 1750 1650 2200 1650
+Wire Wire Line
+ 1750 1750 2200 1750
+Wire Wire Line
+ 1750 1850 2200 1850
+Wire Wire Line
+ 1750 1950 2200 1950
+Wire Wire Line
+ 1750 2050 2200 2050
+Wire Wire Line
+ 1750 2150 2200 2150
+Wire Wire Line
+ 1750 2250 2200 2250
+Wire Wire Line
+ 1750 2350 2200 2350
+Wire Wire Line
+ 1750 2450 2200 2450
+Wire Wire Line
+ 1750 2550 2200 2550
+Text Label 2200 1450 2 60 ~ 0
+SW_1
+Text Label 2200 1550 2 60 ~ 0
+SW_2
+Text Label 2200 1650 2 60 ~ 0
+SW_3
+Text Label 2200 1750 2 60 ~ 0
+SW_4
+Text Label 2200 1850 2 60 ~ 0
+SW_5
+Text Label 2200 1950 2 60 ~ 0
+SW_6
+Text Label 2200 2050 2 60 ~ 0
+SW_7
+Text Label 2200 2150 2 60 ~ 0
+SW_8
+Text Label 2200 2250 2 60 ~ 0
+KEY_1
+Text Label 2200 2350 2 60 ~ 0
+KEY_2
+Text Label 2200 2450 2 60 ~ 0
+KEY_3
+Text Label 2200 2550 2 60 ~ 0
+KEY_4
+$Sheet
+S 1200 2900 900 1250
+U 56E83260
+F0 "CAN" 60
+F1 "can.sch" 60
+F2 "CAN1_RXD" O R 2100 3000 60
+F3 "CAN1_TXD" I R 2100 3100 60
+F4 "CAN2_RXD" O R 2100 3200 60
+F5 "CAN2_TXD" I R 2100 3300 60
+F6 "CAN3_RXD" O R 2100 3400 60
+F7 "CAN3_TXD" I R 2100 3500 60
+F8 "CAN4_RXD" O R 2100 3600 60
+F9 "CAN4_TXD" I R 2100 3700 60
+F10 "CAN_STBY" I R 2100 3850 60
+$EndSheet
+Wire Wire Line
+ 2100 3000 2700 3000
+Text Label 2700 3000 2 60 ~ 0
+CAN1_RXD
+Wire Wire Line
+ 2100 3100 2700 3100
+Wire Wire Line
+ 2100 3200 2700 3200
+Wire Wire Line
+ 2100 3300 2700 3300
+Wire Wire Line
+ 2100 3400 2700 3400
+Wire Wire Line
+ 2100 3500 2700 3500
+Wire Wire Line
+ 2100 3600 2700 3600
+Wire Wire Line
+ 2100 3700 2700 3700
+Text Label 2700 3100 2 60 ~ 0
+CAN1_TXD
+Text Label 2700 3200 2 60 ~ 0
+CAN2_RXD
+Text Label 2700 3400 2 60 ~ 0
+CAN3_RXD
+Text Label 2700 3600 2 60 ~ 0
+CAN4_RXD
+Text Label 2700 3300 2 60 ~ 0
+CAN2_TXD
+Text Label 2700 3500 2 60 ~ 0
+CAN3_TXD
+Text Label 2700 3700 2 60 ~ 0
+CAN4_TXD
+Wire Wire Line
+ 2100 3850 2700 3850
+Text Label 2700 3850 2 60 ~ 0
+CAN_STBY
$EndSCHEMATC
projects / fpga / zynq / canbench-hw.git / blobdiff