[submodule "uart"]
	path = uart
	url = git@rtime.felk.cvut.cz:fpga/uart